
200 MHz VHF Dual Channel, Dual Time Base Oscilloscope

PM3285A - PM3286A

Service Manual

4822 872 05317 870619



WARNING! These servicing instructions are of use by qualified personal only.

To avoid electric shock, do not perform any servicing other than that contained in the operating instructions unless you are qualified do so.





IMPORTANT

In correspondence concerning this instrument, please quote the type number and serial number as given on the type plate.

NOTE:

The design of this instrument is subject to continuous development and improvement.

Consequently, this instrument may incorporate minor changes in detail from the information contained in this manual.

SAFETY INSTRUCTIONS



CONTENTS

1.	SAFETY INSTRUCTIONS	
1.1	Introduction	1-1
1.2	Safety precautions	1-1
1.3	Caution and warning statements	1-1
1.4	Symbols	1-1
1.5	Impaired safety protection	1-2
1.6	Coneral clauses	1-2

1. SAFETY INSTRUCTIONS

Read these pages carefully before installation and use of the instrument.

1.1. INTRODUCTION

The following clauses contain information, cautions and warnings which must be followed to ensure safe operation and to retain the instrument in a safe condition.

Adjustment, maintenance and repair of the instrument shall be carried out only by qualified personnel.

1.2. SAFETY PRECAUTIONS

For the correct and safe use of this instrument it is essential that both operating and servicing personnel follow generally-accepted safety procedures in addition to the safety precautions specified in this manual.

Specific warning and caution statements, where they apply, will be

Specific warning and caution statements, where they apply, will be found throughout the manual.

Where necessary, the warning and caution statements and/or symbols are marked on the apparatus.

1.3. CAUTION AND WARNING STATEMENTS

<u>CAUTION:</u> is used to indicate correct operating or maintenance procedures in order to prevent damage to or destruction of the equipment or other property.

WARNING: calls attention to a potential danger that requires correct procedures or practices in order to prevent in order to prevent personal injury.

1.4. SYMBOLS

High voltage > 1000 V (red)



Read the operating instructions.

Protective earth (black)
(grounding) terminal

1.5. IMPAIRED SAFETY-PROTECTION

Whenever it is likely that safety-protection has been impaired, the instrument <u>must</u> be made inoperative and be secured against any unintended operation. The matter should then be referred to qualified technicians.

Safety protection is likely to be impaired if, for example, the instrument fails to perform the intended measurements or shows visible damage.

- 1.6. GENERAL CLAUSES
- 1.6.1. WARNING: The opening of covers or removal of parts, except those to which access can be gained by hand, is likely to expose live parts and accessible terminals which can be dangerous to live.
- 1.6.2. The instrument shall be disconnected from all voltage sources before it is opened.
- 1.6.3. Bear in mind that capacitors inside the instrument can hold their charge even if the instrument has been separated from all voltage sources.
- 1.6.4. WARNING: Any interruption of the protective earth conductor inside or outside the instrument, or disconnection of the protective earth terminal, is likely to make the instrument dangerous. Intentional interruption is prohibited.
- 1.6.5. Components which are important for the safety of the instrument may only be renewed by components obtained through your local Philips organisation. (See also section 27).
- 1.6.6. After repair and maintenance in the primary circuit, safety inspection and tests, as mentioned in Section 27 have to be performed.

GENERAL INFORMATION




GENE	RAL INFORMATION	2
CONTI	ENTS	
	GENERAL INFORMATION Introduction to the V.H.F. oscilloscope Characteristics	2-1 2-1 2-2
FIGUI	RES	
	200 MHz V.H.F. oscilloscope	2-1
2.2.	Input resistance R par. and capacitance C par. versus frequency	2-27
2.3.	Maximum input voltage (peak to peak) derating versus frequency	2-27

2. GENERAL INFORMATION

2.1. INTRODUCTION TO THE V.H.F. OSCILLOSCOPE FAMILY.

This compact V.H.F. oscilloscope features an extensive bandwidth of 200 MHz and good ergonomic design for its numerous measurement capabilities. A unique feature is the AUTO SET pushbutton facility, which automatically sets various controls of the instrument to suit the input signal value. In this way, optimum ease of operation is obtained as the input signal immediately presents a correct, stable display on the bright c.r.t. screen.

The microprocessor-controlled front panel gives a wide choice of display possibilities.



MAT 1583

Fig. 2.1. 200 MHz V.H.F. oscilloscope.

The oscilloscope is provided with integrated circuits (including thin-film circuits), which guarantee highly-stable operation.

Furthermore, connection to the local mains is simplified by a tapless switched-mode power supply that covers most voltage ranges in use: 90 V . . . 264 V a.c.

All these features make this oscilloscope suitable for a wide range of measuring applications.

2.2 CHARACTERISTICS

A. Performance Characteristics

- Properties expressed in numerical values with stated tolerance are guaranteed by PHILIPS. Specified non-tolerance numerical values indicate those that could be <u>nominally</u> expected from the mean of a range of identical instruments.
- This specification is valid after the instrument has warmed up for 30 minutes (reference temperature 23°C).
- For definitions of terms, reference is made to IEC Publication 351-1.

B. Safety Characteristics

This apparatus has been designed and tested in accordance with:

Safety Class I requirements of IEC Publication 348

Safety Requirements for Electronic Measuring

Apparatus, UL 1244 and CSA 556B.

The instrument has been supplied in a safe condition

C. Initial Characteristics

Height Without Feat and 170 mm (6,7 in) Add 10 mm (0,4 in) for feet Accessory Pouch Feet and accessory 240 mm (9,4 in) pouch included Add 46 mm (1,8 in) for handle 340 mm (13,4 in) Width Depth Add 35 mm (1,4 in) for Handle Excluded 473 mm (18,6 in) protective front cover. With Extended 575 mm (22,6 in) handle 13,6 kg (30 1b) Mass

- Operating positions:
 - a) Horizontally on bottom feet
 - b) Vertically on rear feet
 - c) On the carrying handle in three sloping positions= 12°, 20° and 25°

D. CONTENTS

- 2.2.1. Display
- 2.2.2. Vertical channel or Y-axis
- 2.2.3. Channel A and B
- 2.2.4. Trigger view
- 2.2.5. Horizontal deflection or X-axis
- 2.2.6. Main time-base
- 2.2.7. Delayed time-base

2.2.8. Main time-base triggering 2.2.9. Delayed time-base triggering

2.2.10. Blanking or Z-axis

2.2.11. Auto setting

2.2.12. Cursors

2.2.13. CRT text

2.2.14. Calibrator

2.2.15. Power supply

2.2.16. Sundries

2.2.17. Environmental characteristics

2.2.18. Safety

2.2.19. Accesories

Settings memory (Only for PM 3286A) 2.2.20.

CHARACTERISTIC SPECIFICATION ADDITIONAL INFORMATIION

2.2.1. DISPLAY

Cathode Ray Tube

140mm Rectangular single beam tube with helical vertical

deflection system.

Measuring Area 80mm x 100mm 8 divisions x 10 divisions

 $(h. \times w.)$

Screen type:

(basic version) GH (P31) (optional) GM (P7)

BE (P11)

Total Acceleration

Voltage:

16,5kV

Max. Writing Speed

Measured in central 5 div x 5 div of screen; in absence of contrast filter.

(photographic) typical 2cm/ns Single Shot; Phosphor: GH; no

prefogging; Lens aperture F:1,2; object to image ratio 1:0,5; Film: Polaroid type 612

(20 000 ASA).

Graticule

internal, fixed

- Illumination continuously

variable

- Engravings:
division lines At 1cm Horizontal and vertical.

tick marks At 2mm On vert. and hor. central axes and on hor. lines at 2cm and 6cm from top.

dots At 2mm On dotted lines at 1,5cm and 6,5cm from top.

percentages 100, 90, 10, 0% To facilitate rise and fall

time measurements.

2.2.2. VERTICAL DEFLECTION

OR Y-AXIS

Deflection Sources Ch.A; Ch.B; Both channels can be inverted, Ch.A and (allowing for A-B and B-A in Ch.B added added position). Trigger View (MTB) Deflection Modes: I Channel only; Alternate; Any combination of sources. Chopped - Display Time 350ns Each source (in chopped mode). After each display time (in - Display Blanking 150ns chopped mode).

Visual Signal Delay 20ns (typical) At Maximum intensity and well focused display.

Delay Difference

between Ch.A or B and ext. Trigg. View

typ 2ns

Trigger View delayed with resp. to Ch. A or B.

Channel Isolation:

of Deselected Channel 100:1

At 50MHz; input to deselected

channel equivalent to 8 divisions or less.

between Selected

Channels

50:1

At 200MHz; channels with equal

V/div settings; input to either channel equivalent to

8 divisions or less

Y-Signal Output:

Available at BNC on rear of

instrument.

Y Signal Output is not affected

by BW limiter.

- Source

=DTB Trigger

Source

- Coupling

= DTB Trigger Coupling

Ch.A or Ch.B coupling

eventually cascaded with DTB

trigger coupling

- Voltage into 1M.Ohm

20mV/div + or - 10%

10mV/DIV into 50 Ohm

tor -10%

Max. output + or - 80mV (160mV peak to peak). Max. output + or - 40mV (80mV

peak to peak).

- Freq. response

d.c...200MHz

(-3dB)

Terminated with 50 Ohm. For influence of trigger coupling see chapter 2.2.9.

2.2.3. CHANNELS A AND B

Input connector

Read Out Ring

BNC with Probe Probe Read Out causes instrument to change V/div

> Indication, Input Impedance and Attenuator Setting

according to probe (when fitted

with a Probe Indicator)

	Input impedance (in High Z position):		For Frequency >1MHz see Fig.2.2
	R parallel	1M.Ohm +or- 1%	In DC position of Input Coupling. In AC pos. of Input Coupling: 18 nF in Series with
	C parallel	9pF	R. par & C. par; in O position of input coupling: R par.= infinite
	Max. input Cap. Difference	1,5pF	Difference between Channel A, Channel B, EXT MTB Trigger and EXT DTB Trigger Inputs.
	Torret Immediance (in		
	Input Impedance (in 50 Ohm position):R parallel	50 Ohm + or - 1%	In DC, AC and O position of input coupling.
	WSWR (typical)	1,2:1	At 200MHz in AC and DC pos. of input coupling
	Input Coupling	d.c.; a.c.; 0	In O position: channel disconnected from input BNC and connected to ground.
<u>i</u>	Max. Input Voltage:		Apparatus should be properly grounded through the protective ground conductor of the power cord
	- In High Z position (d.c. + a.c. pk.)	300V	Up to 1MHz; for >1MHz see Fig. 2.3.
	- In 50 Ohm		
	position (d.c.)	5V)	
	(a.c. r.m.s.)	5v (Max 50mJ during any 100ms interval.
	(a.c. peak)	50V)	
	Deflection coefficient		
	- Steps	1mV5V/div	In a 1-2-5 sequence of 12 steps;
	- Error limit (Ambient 540°C)	: +or- 2%	Add 1 % for Ambient: 050°C (When Channel is used for X deflection: see 2.2.5, for Trigger View: see 2.2.4.
	- Vernier Ratio	1:2,5	Uncalibr.; continuously variable between steps.

Dynamic Range:

When used for Y defl. (for X defl. see 2.2.5.)
Compression at limits of dynamic range: 7%

- up to 100MHz 24div but max.
in CAL position of 100V
vernier
Vernier in 1:2,5 20div but max.
position 100V

- up to 200MHz (-3dB) 8 div

Centered around Hor. Centre line of screen

LF Linearity:

Within boundaries of dynamic range.
Measured at 50kHz.

Max. Compression or Expansion

0,1 div on 2 div 2 div center screen signal shifted within boundaries of graticule.

Shift Range + or - 8 div

From screen center; (for X defl. see 2.2.5.)

Frequency Response (in 50 Ohm position):

When used for Y defl. (for X defl. see 2.2.5.)
Z source: 50 Ohm.

- Lower Transition Point of BW d.c.
10Hz or less
(-3dB)

Input Coupling in DC position. Input Coupling in AC position.

- Upper Transition Point of BW (Amb.: 15...35°C)

 $(Amb.: 0...50^{\circ}C)$

200MHz (-3dB) 175MHz (-3dB) lmV and 2mV/div positions
excluded (see 2.2.3.)

Freq. Resp. (in Hi.Z pos. through probe):

When used for Y defl. (for X defl. see 2.2.5. Z source: 25 Ohm. (Probe according to 2.2.19.)

- Lower transition Point of BW

d.c.
lHz or less
(-3dB)

Input Coupling in DC position. Input Coupling in AC position.

- Upper Transition Point of BW

(Amb.: 15...35°C) 200MHz (-3dB) (Amb.: 0...50°C) 175MHz (-3dB) lmV and 2mV/div positions
excluded (see 2.2.3.).

Freq. Resp. (in 1mV and 2mV/div pos.):

When used for Y defl. (for X defl. see 2.2.5.).

Upper Transition

60MHz (-3dB)

50MHz at ambient: 0...50°C

Point of BW (Ambient: 5...40°C)

Bandwidth Limiter:	20Mb a (-34P)	
 Starting point of HF rejection 	20Mhz (-3dB)	
- Slope	6dB/octave	
Pulse Response (in 50 Ohm position):		When used for Y deflection; Z source: 50 Ohm. Measured over central 6 div.
- Rise Time		1mV and 2mV/div excluded, (see 2.2.3.) (Calculated from
(Amb.: 1535°C) (Amb.: 050°C)	1,75ns or less 2ns or less	Bandwidth x Rise Time = 0,35)
- Pulse Aberrations: (ambient:540°C)	5% or less	Tested with a lns Rise Time pulse at 20mV/div. Add 2% for ambient:050°C
 Pulse response (in Hi.Z pos. through probe) 		When used for Y def1: Z source 25 Ohm. Measured over central 6 divisions
- Rise Time		<pre>lmV and 2mV/div excluded, see 2.2.3. (Calculated from Production Production Trians 20 25)</pre>
(Amb.: 1535°C) (Amb.: 050°C)	1,75ns or less 2ns or less	Bandwidth x Rise Time = $0,35$).
	245 01 1055	
- Pulse Aberrations:	2115 01 1000	Tested with a lns Rise Time
- Pulse Aberrations:	6% or less	Tested with a lns Rise Time pulse

Max. Base Line Instability: Jump

- between any V/div positions

0,2 div or 1 mV Whichever is greater

Common Mode Rejection Ratio:

Both channels at same attenuator setting; vernier of V/div

setting adjusted for best CMMR; measured with max. 8 div input at each channel, (+ or - 4div

around zero).

1MHz - at - at 50MHz 100:1 20:1

2.2.4. TRIGGER VIEW

Signal Source

= Trigger Source MTB COMPosite = Channel A, unless

only Channel B is displayed.

Deflection coefficient:

Ch.A or Ch.B

see 2.2.3. 100mV/div

EXT EXT:10

1V/div

+ or - 5%Error Limit

For all sources except LINE

Dynamic Range:

Compression at limits of Dynamic Range: 7%

Except error limit.

up to 100MHz 24div 8div

up to 200MHz

Trigger Source: LINE; 49Hz<Line 6 div or more Line deflection Freq. < 61Hz Trigger coupling: DC, HF Frequency response: REJection: OFF, Bandwidth Limiter: OFF. Trigger source: d.c...150MHz Channel A or B in 50 Ohm INT (-3dB)position. Z of Signal Source: 50 Ohm. Trigger source: EXT (Ambient: 15...35°C) d.c...200MHz } (Ambient: 5...40°C) d.c...160MHz } Z of Signal Source: 25 Ohm (Ambient: 0...50°C) d.c...150MHz } Pulse Response Trigg. Coupling: DC, HF REJection: OFF, Band Width Limiter: OFF Distortion due to peak to peak leveling may be visible, when in AUTO position of trigger selector and at trigger frequencies <100Hz. Rise Time (Calculated from Bandwidth x Rise Time = 0,35). Trigger source: 2,33 ns Z of Signal Source: 50 Ohm INT Trigger source: EXT Z of Signal Source: 25 Ohm (Ambient: 15...35°C) 1,75 ns (Ambient: 5...40°C) 2,19 ns (Ambient: 0...50°C) 2,33 ns center of Measured at 50kHz. Trigger Point screen HORIZONTAL DEFLECTION OR X-AXIS

2.2.5.

Deflection Sources

MTB;

MTB intensified by DTB;

mono DTB; dual

DTB;

Can be displayed alternately in a quasi simultaneous way.

Ext. through

Ch.A;

Ext. through

Ch.B;

Ext. through

EXT MTB trigger

input; Line

Selected by MTB trigger source selector

Trace Separation:

Between MTB INTENSified and

(mono or dual) DTB.

Max. Separation

at least 4 div Symmetrical: (MTB shifting

upwards, DTB downwards).

Minimum Shift Range

+ or - 5

From screen center.

un expand. div.

Deflection coefficient

Ch.A or Ch.B

Error Limit

see 2.2.3.

Except error limit

EXT EXT:10 100mV/div

1V/div

Dynamic Range

+ or - 5%20 div

For all sources except LINE.

Measured at 50kHz; Compression at limits of dynamic range: 6%.

Maximum Linearity

Error

5%

Measured at 1KHz

Line Deflection

7 +or- 1,5 div 49Hz<line Frequency<61Hz.

Frequency Response:

- Lower Transition

Point of BW

Channel

see appropriate Input coupling of Ch.A or B and

coupling of MTB trigger are

cascaded.

- Upper Transition

Point of BW

2MHz (-3dB)

Max. Phase Diff. between Hor. and

Vert.

30

Up to 100kHz

Max. Horizontal Dis-

play Instability

- Drift

0,1 div/h

- Temp. Coefficient

0.05 div/K

2.2.6. MAIN TIME BASE

MAIN TIME DASE		
Modes	repetitive	Auto Bright Base Line occurs, when in AUTO Trigger Mode and if during >0,1s no triggerable signal is available.
	single	
Deflection coefficient		Measured over Central 8 unmagnified divisions
- TB Magnifier: OFF		
Steps	20 ns/div 1 s/div	In a 1-2-5 sequence of 24 steps
Error Limit (Ambient:540°C)	+ or - (0,5% of full scale + 1% of reading)	Add 0,5% of full scale for 20ns/ div50ns/div Add 0,5 % of full scale for Ambient: 050°C
- TB Magnifier: x10		
Steps	2 ns/div 0,1 s/div	In a 1-2-5 sequence of 24 steps
Error Limit (Ambient:540°C)	+ or - (1% of full scale + 1,5% of reading)	Add 0,5 % of full scale for Ambient: 050°C
- Vernier Ratio	2,5:1	Uncalibrated, contin. variable between steps.
TB Magnification (Hor. Expansion):	10x	
Max. Expansion Unbalance	+ or - 0,4 unexpand. div	When switching from x10 to x1, the center display will not shift more than stated value.
Minimum Visual Display Length	10 unexpanded div	At Normal Intensity.
Variable Hold Off: Minimum Maximum	lus or 2 div of MTB setting 6x minimum Hold Off	Whichever is greater
Gate Out:		Available at BNC on rear of

instrument.

Output impedance 2,3 k.0hm

Time Base not running OV<Output<0,4V Maximum Current Sink: 2mA
2,4V<Output<5V Maximum Current Supply: 400uA.

Modes

Mono DTB;

Dual DTB;

DTB is displayed twice (alternately), Delta T being the time difference between both DTB displays.

DTB starting; DTB triggering

on first event

after Delay Time.

Deflection Coefficient:

Measured over central 8 unmagnified divisions

- TB Magnifier: OFF

Steps

20ns/div... 0,5 s/div In a 1-2-5 sequence of 23 steps

Error Limit

(Ambient:5...40°C)

+ or - (0,5% of full scale + 1%

Add 0,5 % of full scale for 20

ns/div...50 ns/div Add 0.5 % of full scale for

of reading) Ambient:0...50°C

- TB Magnifier: x10

Steps

2 ns/div... 50 ms/div In a 1-2-5 sequence of 23 steps

Error Limit

(Ambient:5...40°C)

+ or - (1% of full scale + 1.5%

of reading)

Add 0.5 % of full scale for

Ambient:0...50°C

- Vernier Ratio

2,5:1

Uncalibrated continuously variable between steps.

TB Magnification (Hor.

Expansion):

10x

Max. Expansion

Unbalance

+ or - 0.4 unexpand. div

When switching from x10 to x1, the center display will not

shift more than stated value.

Delay Time:

20ns...10s

In 24 steps; continuously variable between steps.

- Error Limit

(Ambient:5...40°C)

+ or - (1,2% of full

(1,2% of full)scale + 1%

of reading + 12ns)

MTB Vernier in CAL position

Add 1 % of full scale for

Ambient:0...50°C

2.2.8.

2

- Position Range	0,29,9 x MTB time/div setting	Minimum delay: 20ns on all ranges
- Resolution	1:65000	Related to full scale of 10 MTB divisions.
- Max. Jitter	0,005%+100ps	(=1 part per 20 000)
Time Difference Delta T:		Dual DTB method.
Range	20ns10 x MTB time/div setting	
Error Limit (Ambient:540 C)	+ or - (0,1 % of full scale + 0,5% of reading + 2ns)	
Gate out:		Available at BNC on rear of instrument.
Output impedanceTime Base not running	2,3 k.Ohm OV <output<0,4v< td=""><td>Maximum Current Sink: 2mA.</td></output<0,4v<>	Maximum Current Sink: 2mA.
- Time Base running	2,4V <output<5v< td=""><td>Maximum Current Supply: 400uA.</td></output<5v<>	Maximum Current Supply: 400uA.
MTB TRIGGERING		
Trigger sources	Channel A; Channel B; Composite (Ch. A & B); External; Line	
<pre>Input Connector (Ext. Trigg.)</pre>	BNC	
<pre>Input Impedance (Ext. Trigg.):</pre>		For Frequency >1 MHz see Fig. 2.2.
R parallel	1M.Ohm + or - 1%	In DC position of Input Coupling In AC position of Input Coupling: 18 nF in series with
C parallel	9 _p F	R parallel and C parallel
Max. Input Cap.		
Difference	1,5pF	Difference between channel A, Channel B, EXT MTB Trigger and EXT DTB Trigger Inputs

Coupling

d.c.;a.c.;
LF rejected;
HF rejected



Maximum Input Voltage (Ext. Trigg.)

Ch.A and Ch.B

Apparatus should be properly grounded through the protective-ground conductor of the power

cord.

300V (d.c. + a.c. peak)

Up to 1MHz; for Frequency >1MHz: see Fig. 2.3.

Min. Trigger sensitivity

In TRIGgered mode.

up to 100MHz	MHz
0,5div	ldiv

5div ldiv ... = Up to 200MHz

 \dots = Up to 250MHz

Slope Selection

EXT

EXT/10

positive
going (+);
negative
going (-)

Level Control Range:

NOT TRIG'D led is lit unless triggered.

Ch. A and Ch.B + or - 8 div EXT + or -0,8V EXT:10 + or -8V

In TRIG and SINGLE positions of Mode Selector.

Any Source related to peak value

In AUTO position of Mode Selector.

Frequency Response:

Trigger not affected by Bandwidth Limiter.

Lower Transition Point of BW

Channel A or Channel B coupling eventually cascaded with Trigger coupling.

d.c. Trigger Coupling in DC position
10Hz (-3dB) or Trigger Coupling in AC position
less

20kHz (-3dB) Trigger Coupling in LF REJected position.

2.2.9.

EXT

EXT:10

50 mV

0,50

300mV}

 \dots = Up to 250MHz

2

Higher Transition 50kHz (-3dB) Trigger Coupling in HF REJected Point of BW position. See also table with trigger sensitivities DTB TRIGGERING Trigger sources Channel A; Channel B; Composite (Ch.A & B); External; End of Delay (STARTS mode) Input Connector (Ext/ Trigg.) BNC Input Impedance (Ext. Trigg.): For Frequency >1 MHz see Fig.2.2 1 M.Ohm In DC position of Input Coupling R parallel + or - 1%In AC position of Input Coupling: 18 nF in series with C parallel 9pF R parallel and C parallel Max. Input Cap. Difference 1,5 pF Difference between Channel A, Channel B, EXT MTB Trigger and EXT DTB Trigger Inputs. Coupling d.c.; a.c.; LF rejected; HF rejected Maximum Input Voltage Apparatus should be properly (Ext. Trigg.) grounded through the protectiveground conductor of the power cord. 300V (d.c. + Up to 1MHz; for Frequency a.c. peak) >1MHz: see Fig. 2.3. Min. Trigger Sensitivity up to |up to 100MHz ...MHz Ch.A and Ch.B 0,5div ldiv \dots = Up to 200MHz

Slope Selection

positive going (+) negative going (-)

Level Control Range:

Ch.A and Ch.B

+ or -8 div + or -0,8V

EXT **EXT:10**

+ or -8V

Frequency Response:

Trigger not affected by

Bandwidth Limiter.

Lower Transition

Point of BW

Channel A or Channel B coupling eventually cascaded with

Trigger coupling.

d.c.

Trigger Coupling in DC

position.

less

10Hz (-3dB) or Trigger Coupling in AC

position;

20kHz (-3dB)

Trigger Coupling in LF

REJection position.

Higher Transition

Point of BW

50kHz (-3dB)

Trigger Coupling in HF

REJected position.

See also table with trigger sensitivities

2.2.10. BLANKING OR Z-AXIS

Input connector

BNC

On rear of instrument

Input Impedance

30 k.Ohm

When input is 0...2,5V,

otherwise >10k. 0hm

Input Coupling

d.c.

Maximum Input Voltage + or - 10V

Sensitivity:

Unblanked at

) Half tones are possible at

input voltages

Blanked at

+ 2,5V or more) between OV and +2,5V.

Response Time

20ns

From unblanked to fully

blanked, when input is a transient of 0...+2,5V (rise

time 2ns or less).

2.2.11. AUTO SETTING

Y Deflection Source Ch. A and Ch.B Channel INVERTer not affected by AUTO SET.

Y Deflection Mode
- MTB at lms/div
or lower:

CHOPped

- MTB at 500us/div or higher:

ALTernate

Input Impedance:

- Accessory with Probe Read Out according to Probe Read Out

- otherwise

not affected by AUTO SET

Y Input Coupling

AC

Y Deflection:

Each Channel is independently set.

- 10mV < Input at BNC<30V

6 div or less }

Vernier not affected by AUTO

SET.

- Input at BNC<10mV

Channel at

200mV/div

Due to trigger uncertainty at Freq. >60 MHz or at Duty Cycle <>50%, sensitivity can deviate from given values, but signal will remain visible on screen.

Y Channel Base Line POSITION

center of

screen

+0,2div Ch.A

-0,2div Ch.B

POSition control remains "dead" until setting of knob (when turning) represents actual base

line on screen.

Band Width LIMiter

OFF

X Deflection Source

Main Time Base All other sources switched off.

X POSITION

not affected by

AUTO SET

MTB Trigger Source:

Triggerable Signal at EXT Input

EXT

No signal at EXT input, but triggerable Signal at Channel A or B

Channel A or

Channel B

Channel with highest V/div setting is selected.

(Channel A when settings are equal)

No Triggerable Signal

at any input

Channel A

MTB Trigger Mode

AUTO

MTB Trigger Coupling

AC

TB MAGnifier

OFF

TB Deflection Coefficient

MTB

40 Hz <Sign.Freq.

<60 MHz

max.6 signal

periods on CRT

screen

Vernier not affected by

AUTO SET

Signal Freq.

>60 MHz

20 ns/div

when no trigger found 10 us/div

Due to trigger uncertainty at Freq. >60 MHz or at Duty Cycle <>50%, MTB setting can deviate from given values, but signal will remain visible on screen.

DTB

Not affected by

AUTO SET

Setting READ OUT on

CRT

updated

Intensity of Setting READ OUT

not affected by AUTO SET.

Cursors

Not affected by

AUTO SET

2.2.12. CURSORS

Cursor Intensity Control

trace intensity but combined with setting read out intensity

independent of In SINGLE mode of MTB, cursors are displayed during max. 0,1s when SINGLE button is pushed.

Modes

Independent

Cursor reading independent of

previous reading

RATIO

Cursor reading in % of previous

reading

TRACK

REF cursor and Delta cursor are

tracking

Hor. and Vert. Resolution

0,02mm or better

Read Out Resolution

3 digits

Voltage Cursors

- Error Limit

See error limit Referred to input at BNC, error of vertical of probes etc. excluded.

deflection coefficients. See chapt. 2.2.3.

- Minimum Cursor Range central 7 div.

- RATIO range

(0,1% to 999%)

100% = Value in Cursor Read Out when Ratio button is pushed.

- Cursor Reference

Absolute Value channel A

When only Ch.A is displayed or (V) referred to When a combination of channels is displayed,

> whilst Ch.B is not MTB trigg. source. Probe factor included, when probe is provided with

probe read-out.

Absolute Value

channel B

When only Ch.B is displayed or (V) referred to when a combination of channels is displayed, whilst Ch.B is MTB trigg. source. Probe factor

included, when probe is provided with probe read-out.

Relative Value

(div)

When reference channel is in UNCAL position or

When only Trigger View is displayed or when instrument is in X vs. Y deflection mode

Time Cursors

In MTB mode only

- Error Limit see Error limit see section 2.2.6 of MTB deflection

coefficients

- Minimum Cursor Range:

Central 9 div

- RATIO Range (0.1%

to 999%)

100% = Value in Cursor Read Out, at the moment RATIO

button is pushed.

- Cursor Reference Absolute Value When Main Time Base is in CAL

(s,Hz) referred position.

to MTB

Relative Value

(div)

When Main Time Base is in UNCAL position or when instrument is

in X vs Y mode.

2.2.13. SETTING READINGS ON CRT

Modes Settings only Cursors only Incl. Cursor Readings Settings + Cursors

Intensity Control of CRT text

independent of trace intensity but combined with cursor inten-

sity

In SINGLE position of MTB, setting readings are displayed during max. 0,1s when SINGLE button is pushed.

Vertical settings

Defl. coefficient AC, DC, Ground Invert, UNCAL, 50 ohm

Horizontal Settings

MTB deflection coefficient.

In MTB, MTB-INTENS and alternate sweep mode.

coefficient.

DTB deflection In DTB and alternate sweep

mode.

Delay (1/Delay) s or Hz

Trigger level (in TRIG and SINGLE)

When supplied with IEEE option

when d.c. coupled

in volt

(2 digits)

Chann. + Trigg. coupl. both d.c

when a.c. coupled

in div (2 digits)

Chann. or Trigg. coupl. in a.c

2.2.14. CALIBRATOR

Wave Form:

Shape

square wave

Internal Impedance

50 Ohm + or - 1%

Output Voltage (peak

to peak)

0.8V + or - 1%pos. going

Open Voltage: halves when

terminated into

with respect 50 Ohm.

to ground

Output Current (peak

to peak)

16mA + or - 2%

When output short circuited; halves when terminated into

50 Ohm.

Frequency

5kHz + or- 0,1%

2.2.15. POWER SUPPLY



Source Voltage a.c. (r.m.s.)

Nominal

100V...240V

Limits of Operation

90V...264V

Source Frequency

Nominal

50 Hz...400 Hz

Limits of operation

45 Hz...440 Hz

Source Waveform characteristics:

At Nominal Source Voltage

Max. Waveform

Deviation Factor

- 10%

Crest factor

1,27...1,56

Allowable Power

Source Interruption:

At least 20ms

At nominal source Voltage.

After this time Oscilloscope

Settings are saved

before instrument goes down.

Automatic Power Up

after restoration of Power

Line Voltage. (For

Setting Retention see 2.2.16.

Power Consumption (a.c. source)

Typical

135W

Options excluded

Limits of Operation 138W

2.2.16. SUNDRIES

Settings Retention:

When instrument is switched off or during Line Power failure.

- Memory Back Up Voltage 2V...3,5V

- Memory Back Up

Current Drain

typical 0, luA

At 25°C.

- Recommended
Batteries:

type

LR 6

According to IEC 285, (= Alkaline Manganese Penlight

Battery). e.g. PHILIPS LR6

or DURACELL MN 1500

quantity 2pcs

- Temperature Rise of batteries

20K

After warming up period of

instrument.

- Retention Time

typical 2 years At 25°C, with recommended

(fresh) batteries.

Temperature Range

-30°C...+70°

At -40°C...-30°C

Settings

Retention is uncertain. It is advised to remove

batteries from instrument when it is stored during longer periods (>24h) below -30°C or

above 60°C.

N.B! UNDER NO CIRCUMSTANCES BATTERIES SHOULD BE LEFT IN THE INSTRUMENT AT TEMPERATURES BEYOND THE RATED RANGE OF THE

BATTERY SPECIFICATION!

Finish of housing

epoxy powder

coated

Printed Circuit Boards glass laminate

ероху

Cooling

fan aided

convection

Maintenance free.

2.2.17. ENVIRONMENTAL CHARACTERISTICS

The environmental data mentioned in this manual are based on the results of the manufacturer's checking procedures. Details on these procedures and failure criteria are supplied on request by the PHILIPS organisation in your country, or by PHILIPS, INDUSTRIAL & ELECTRO-ACOUSTIC SYSTEMS DIVISION, EINDHOVEN, THE NETHERLANDS.

Meets Environmental Requirements of

MIL-T-28800C Type III Class 5, Style D

Temperature

Memory back Up Batteries removed from instrument, unless batteries meet temperature specifications (see also 2.2.16).

- Operating:

Min. Low Temperature

Max. High Tempe-

O_OC

Cf. MIL-T-28800C par. 3.9.2.3. tested cf. par 4.5.5.1.1.

lature

+50°C

Cf. MIL-T-28800C par. 3.9.2.4. tested cf. par 4.5.5.1.1.

rature

- Non Operating: (Storage)

Min. Low Tempe-

Max. High Tempe-

Cf. MIL-T-28800C par. 3.9.2.3. tested cf. par. 4.5.5.1.1.

rature

+75°C

-40°C

Cf. MIL-T-28800C par. 3.9.2.4.

rature

tested cf. par 4.5.5.1.1.

Maximum Humidity:

Cf. MIL-T-28800C par. 3.9.2.2. tested cf. par. 4.5.5.1.1.

Operating and Non Operating (Storage)

95% Relative Humidity

Maximum Altitude:

Cf. MIL-T-28800C par. 3.9.3. tested cf. par 4.5.5.2.

Memory Back Up Batteries removed from instrument, unless batteries meet Maximum Altitude specs.

- Operating

4,5km (15000 feet)

Maximum Operating Temperature derated 3°C for each km (for each 3000 feet) above sea level.

- Non Operating 12km (40000 feet) (Storage) Cf. MIL-T-28800C par 3.9.4.1. Vibration (Operating) tested cf. par. 4.5.5.3.1. - Freq. 5...15Hz: 7 min Sweep Time Excursion 1,5mm (pk to pk) max. Accele- $7m/s^2$ (0,7g) At 15Hz ration - Freq. 15...25Hz 3min Sweep Time Excursion 1 mm(pk to pk) max. Accele- $13m/s^2$ (1,3g) At 25Hz ration - Freq. 25...55Hz: Sweep Time 5min Excursion 0,5mm (pk to pk) max. Accele-30m/s (3g) At 55Hz ration - Resonance Dwell 10min At each resonance freq. (or at 33Hz if no resonance was found). Excursion cf. 20.06.01. to 20.06.03. Shock (Operating) Cf. MIL-T-28800C par. 3.9.5.1. tested cf. par. 4.5.5.4.1. - Amount of shocks 18 tota1 (3 in each direction) each axis - Shock Wave Form half sine wave 11ms- Duration $300 \text{m/s}^2 (30 \text{g})$ - Peak Acceleration Cf. MIL-T-28800C par. 3.9.5.3. Bench Handling tested cf. par. 4.5.5.4.3. Meets requirements of MIL-STD-810 method 516, proced. V

Salt Atmosphere:

Cf. MIL-T-28800C par. 3.9.8.1.

tested cf. par. 4.5.6.2.1.

Structural parts meet MIL-STD-810

requirements of

method 509, proced. I salt solution

20%

EMI (Electro Magnetic

Interference)

meets requirements of MIL-STD-461

Class B

Applicable requirements of Part 7: CE03, CE07, CS01, CS02,

CS06, RE02, RS02, RS03.

VDE 0871 and VDE 0875 Grenzwertklasse B

Magnetic Radiated Susceptibility:

Tested conforming IEC 351-1 par. 5.1.3.1.

Maximum Deflection Factor

7mm/mT (0, 7mm/gauss)

Measured with instrument in a homogeneous magnetic field (in any direction with respect to instrument) with a Flux

Intensity (peak to peak value) of 1,42mT (14,2 gauss) and of Symetrical Sine wave Form with a Frequency of 45...66Hz.

2.2.18. SAFETY

Meets requirements of

IEC 348 Class I

VDE 0411

Expect for power cord, unless shipped with Universal European

power plug

UL 1244 CSA 556B Expect for power cord, unless shipped with North American

power plug

2.2.19. ACCESSORIES

Accessories furnished with instrument

2x10:1 passive 10 M.Ohm, 10:1 Passive probe PM8929/99 Probe with read Out (1m).

PM9310

Collapsible Viewing Hood

Blue Contrast


Factory installed

Filter

Operating

Manual

Front Cover






Fig.2.2. Input resistance R par. and capacitance C par. versus frequency.




Fig. 2.3. Maximum input voltage (peak to peak) derating versus frequency.

2.2.20. SETTINGS MEMORY (ONLY FOR PM3286A)

Memory size

Standard

max. 75 complete front panel settings

Functions

Settings

Save

Actual settings are stored in memory, replacing content of memory cell indicated on CRT

Insert

Actual settings are stored in memory; insertion is after memory

cell indicated on CRT

Delete

Content of memory cell indicated

on CRT is deleted.

Recall

Actual settings are replaced by content of memory cell indicated on CRT. Actual settings are saved in "last setting" memory (= mem.

cell # Ø)

(Recall) Next

Actual settings are replaced by content of memory cell indicated on CRT increased by 1 (empty cells are skipped). Actual settings are saved in "last setting" memory

(= memory cell # Ø)

(Recall) Previous

Actual settings are replaced by content of memory cell indicated on CRT decreased by 1 (empty cells are skipped). Actual settings are saved in "last setting" memory

(= memory cell # ∅)

Memory

Protect

Memory is write protected

Unprotect

Memory is not write protected

Identify (#0...9)

Instrument is individualised, no respons to transmitter unless having some indentifier #

Remote control

AUTO setting

Pushing AUTO on transmitter has same result as pushing AUTO button on front panel of instrument, unless instrument is in remote

control.

Transmitter

Transmission type Infra Red

Batteries

type RO3P

number 4 pcs.

life typical 2 years

At normal use

Max. Transmission

distance

Dimensions

typical 3,5 m

At an angle of max. 5° off axis

Max. Transmission

angle

vert. +or- 450 off axis

} At distance of 0,5 m on axis

hor. tor- 350 off axis

length 173 mm (6.8 in)

width 71 mm (2.6 in)

height 16 mm (0,6 in)

Mass

135 g

Batteries included.

Environmentals

oper. temp. range

+ 5...+45 °C

Stor. temp. range

-25...+70°C

Without batteries, unless batteries withstand this

temperature range.

Resistance to

liquid agents

splash proof

No functional failure after drying

24 h.

INTRODUCTION TO CIRCUIT DESCRIPTION AND DESCRIPTION TO BLOCK DIAGRAM



INTRODUCTION TO	CTRCUTT	DESCRIPTIONS	AND	DESCRIPTION	OF	BLOCK	DTAGRAM.	- 3.

CONTENTS

3	TNITEODUCTION	TO CIRCUIT	DESCRIPTIONS	AND	RLOCK	DTACRAM	DESCRIPTION.

3.1.	Introduction to circuit descriptions.	3-1
3.2.	Block diagram description.	3-10

FIGURES

3.1. Block diagram.	3-6
---------------------	-----

- 3. INTRODUCTION TO CIRCUIT DESCRIPTION AND BLOCK DIAGRAM DESCRIPTION.
- 3.1 INTRODUCTION TO CIRCUIT DESCRIPTION.


The functioning of the circuits is explained per printed circuit board (p.c.b.). For every p.c.b. a separate chapter is available containing the lay-out of the p.c.b., the belonging circuit diagram (s) and the circuit description.


Location of electical parts.


The itemnumbers of C..., R..., V..., N..., D... and K... have been divided into groups which relate to the circuit, the printed circuit board according to the following table:

Itemnumber	Printed circuit board	Figure
101- 199	LCD-unit	4.1, 4.2
501- 599	Switch unit	5.2, 5.3
1101-1199	Intermediate unit	6.2, 6.3
1601-1699	Central processor unit	7.2, 7.3, 7.4, 7.5
4001-4099	Final Y amplifier	14.1, 14.2
4701-4799	MTB external trigger unit	11.1, 11.2
4801-4899	DTB external trigger unit '	11.1, 11.3
4901-5399	Y-signal unit	13.1, 13.2, 13.3, 13.4
5601-5899	X/Z amplifier and chip unit	16.1, 16.2, 16.3
5901-5999	CRT-controls unit	22.1, 22.2
6000-6100	Infra Red receiver (PM3286A)	22.3, 22.4
6201-6299	Primary converter unit	18.3, 18.4
6301-6399	Secondary converter unit	19.4, 19.5
6601-6699	High voltage converter unit	20.2, 20.3
6801-6899	HF-attenuator unit	10.1, 10.2
6901-6999	LF-attenuator unit	10.4, 10.3
7000-7050	Adaptation unit	12.1, 12.2
7301-7399	Mother Board	21.1, 21.2
8001-8099	IEEE 488 bus unit (optional)	9.1, 9.2, 9.3
8201-8299	CRT text unit (optional)	8.1, 8.2, 8.3
8401-8499	CRT-socket unit	17.1, 17.2
9001-9899	Time-base and time base chip-unit	15.10, 15.11, 15.12, 15.13, 15.14

NOTE: In the circuit diagrams you can find several signal names. Some of them have a line on top which means that the signal is low if the related function is on. In these circuit descriptions the line on top of the signal name is not present; it is replaced by the addition "-" directly behind the signal name.







BLOCK DIAGRAM DESCRIPTION (see fig. 3.1.)

Note: this block diagram is a universal one. This means that it is based upon the PM3286A which is the most extensive instrument of the 200 MHz-oscilloscope family. In PM3285A, the infra-red transmitter and receiver blocks are not present.

3.2.1. Introduction

3-10

3.2

This block diagram description is based around all the important functional blocks and their interconnections. In order to assist in cross-reference with the circuit diagrams, the blocks include the itemnumbers of the active components they contain. Furthermore, the blocks are grouped together per printed-circuit board, or a part of it. To facilitate reference, the names of the functional blocks and p.c.b. units are given in text in CAPITALS. Signal waveforms are also indicated at block interconnections where useful.

In this instrument almost all the controls (potentiometers, pushbutton switches and rotary switches) influence the oscilloscope circuits via a microcomputer (uC) system: as a result, the position of the controls is monitored by the uC, which adjusts the time-base, input attenuators, etc. accordingly to the desired value. For this purpose, control circuits are present at different points in the instrument; e.g. on the y-signal unit, the time-base and in the vicinity of the input units for channel A, B and external triggering.

The control circuits themselves are controlled by the uC . If the IEEE option is installed, an external controller is capable of controlling the instruments functions.

Via the IEEE-bus the controller can also take-in the settings of a a complete front panel. If the instrument is equipped with a remote control (option present in PM3286A), a number of complete "front panels" can be activated to control the oscilloscope.

Another optional unit is the CRT TEXT unit. This unit writes text; e.g. time base and attenuator settings, and also cursors on the c.r.t. screen. During a normal signal display cycle, this cycle is interrupted while text is written. For this purpose, the inputs of the final vertical (Y) amplifier, final horizontal (X) amplifier and the intensity (Z) amplifier are then switched to the X.Y and Z outputs of the TEXT unit.

The MOTHER BOARD of the instrument is a p.c.b. with only few components, but it plays a vital role as a connecting system for control signals between the oscilloscope ciruits and the uC. The unit also distributes the supply voltages from the power supply to various oscilloscope circuits. Most p.c.b.'s are connected to the MOTHER BOARD.

3.2.2. Front unit

This unit incorporates the necessary circuits to control the oscilloscope functions. It consists of a number of p.c.b's. located one behind the other in parallel with the front text plate. The CENTRAL PROCESSOR UNIT (CPU) forms the heart of the front unit. The p.c.b's. of the front unit are now described in order from the text plate.

LCD unit

This unit incorporates the LCD read-outs for the sensitivity of the vertical channels and the positions of the MTB and DTB and the delay time. The block LCD DRIVERS is controlled by the CENTRAL PROCESSOR UNIT and incorporates separate drives for each LCD.



Switch unit

This p.c.b. mainly includes the front-panel pushbutton switches. Depending on the instrument version, a maximum of 64 switches can be read-out by the CENTRAL PROCESSOR UNIT. Each pushbutton contains a LED to indicate when the function is on, controlled by the CPU via the LED DRIVERS.

The SWITCH UNIT also contains a number of infra-red LEDs, which help to read-out the rotary switches on the INTERMEDIATE UNIT.

Intermediate unit

This p.c.b. incorporates a number of potentiometers and the rotary switches Y AMPL for the vertical channels, DEL'D TB, DELAY or DELTA T and MAIN TB.

Rotary switches

They are contactless, optical switches. A disc with holes is directly-coupled to the control knob. A pair of infra-red LED's located on the SWITCH UNIT shine through the holes on to a pair of photo-transistors. These photo-transistors are part of the block POSITION DETECTORS FOR THE OPTICAL SWITCHES. If the disc is rotated, the light beams are interrupted between holes in an on/off/on/off sequence. This results in a pulse pattern at the photo-transistors. The number of pulses is a measure of the number of steps that the control knob has made. By using two photo-transistors per knob, it is possible to detect the direction of rotation of the knob: this information is given by the phase difference between the pulses at the two photo-transistors. If a rotary switch is operated, the POSITION DETECTORS FOR THE OPTICAL SWITCHES send a signal to the CENTRAL PROCESSOR UNIT. After this, the number and phase of the pulses can be read by the processor.

Potentiometers

The signals from the potentiometers HOLD OFF, TRACE SEP, X POS and LEVEL DTB are direcly routed to the outputs of the unit. The signals from the potentiometers Y POS A, Y POS B and LEVEL MTB are applied to the block NORMAL/FIXED POTENTIOMETER SELECTION. The three outputs in this block are either connected to the associated potentiometer (normal mode) or to a fixed d.c. voltage (after the AUTO SET mode initiated). The block POTENTIOMETER POSITION DETECTION CAL/FIXED detects for the Y POS A, Y POS B or LEVEL MTB (selected by the CPU) whether one of them is moved (after AUTO SET selected) through its mid-position. If so, the CPU is informated via the block POSITION DETECTORS FOR THE OPTICAL SWITCHES, with the result that the potentiometer is active again. The block POTENTIOMETER POSITION DETECTION CAL/FIXED detects positional state of the potentiometers VAR A, VAR B, VAR MTB or VAR DTB (selected by the CPU); i.e. whether one is in its calibrated position. This information is also routed to the CPU.

Central processor unit (CPU)

The CENTRAL MICROCOMPUTER on this p.c.b. controls all the circuits in the instrument. In addition, it also controls the microcomputers on the IEEE UNIT and the CRT TEXT UNIT.

The CENTRAL MICROCOMPUTER has the following inputs:

- A control signal from the infra-red receiver (present in PM3286A) PROBE INDICator signals for the vertical channels A and B. These inform the microcomputer of the types of probes connected to vertical inputs sockets A and B, and adapt the sensitivity of the read-out of the LCDs to them. Any overload of the attenuator 50-ohm input resistors is detected via these inputs.
- ALARM signal from the power supply. This signal ensures that the microcomputer saves important information (e.g. front-panel settings) in its memory (with battery back-up) in the event of power switch-off or failure.
- A signal input from the INTERMEDIATE UNIT defining the position of the rotary switches and potentiometers.
- A signal from the IEEE UNIT (if fitted) to determine the potentiometer positions.

The following output signals are available:

- A 3MHz microcomputer clock pulse. This signal is divided on the MOTHER BOARD to generate a 5 kHz CAL signal.
- A signal for the CONTROL CIRCUIT on the Y signal unit, the time-base and for the vertical input unit and the MTB/DTB external trigger input unit.
- A control circuit for the INTERMEDIATE UNIT blocks NORMAL/FIXED POTENTIOMETER SELECTION and POTENTIOMETER POSITION DETECTION CAL/FIXED.
- A control signal to switch the LEDs on the SWITCH UNIT. The pushbuttons on this unit are read via the PUSHBUTTON SWITCH READ-OUT block.
- A control signal for switching the LCD segments on the LCD UNIT.
- Control signals from the EXTERNAL ADDRES/DATA BUS CONTROL block enable communication between the microcomputer and the IEEE UNIT or the CRT TEXT UNIT.
- Control signals from the microcomputer to the TRIPLE DIGITAL-TO-ANALOG CONVERTER.

This block converts digital information from the microcomputer into three separately controllable output d.c. signals.

These signals provide potentiometer position detection on the IEEE UNIT and start the DTB (after delay time or delay + delta t time) in the COMPARATOR block on the TIME BASE. This block also determines the position of the cursor lines via the signals DCl and DC2.

CRT text unit

This unit communicates with the CENTRAL PROCESSOR UNIT via the INPUT BUFFERS block. The TEXT MICROCOMPUTER forms the heart of the unit. This block interrupts the normal signal display cycle momentarily if text has to be written on the c.r.t. screen. This is initiated by the output signal NORMAL/TEXT, which interrupts the normal signals for the final Y amplifier, the final X amplifier and the intensity amplifier.

At the same time, the TEXT GENERATOR produces its own raster by starting a slow sweep ('frame TB') which is applied to the final Y amplifier, and a number of fast sweeps ("line TB") applied to the final X amplifier. As a result, it writes a number of horizontal lines on the screen. The related intensity information applied to the INTENSITY GENERATOR is again generated by the TEXT GENERATOR. The composition of the text is identical to the composition of a television picture.

IEEE unit (optional)

This unit incorporates a digital part and an analog part, the latter being used for IEEE-control of the potentiometers. The heart of the unit consists of the IEEE CONTROL LOGIC that communicates with the CENTRAL PROCESSOR UNIT. This block contains all the circuits required to communicate with the system-bus instruments via the IEEE connector on the rear-panel of the instrument. The IEEE CONTROL LOGIC controls the analog part of the IEEE UNIT via the block "INTERFACE BETWEEN DIGITAL AND ANALOG PART".

The analog part serves two purposes:

- It detects the potentiometer positions and routes this information to the IEEE controller. The POTENTIOMETER POSITION DETECTION IEEE block selects one potentiometer for this purpose. The voltage signal from the potentiometer is compared with a sawtooth voltage from the TRIPLE DIGITAL-TO-ANALOG CONVERTER. If the instantaneous value of the sawtooth equals that from the potentiometer a signal is sent to the CENTRAL MICROCOMPUTER which then registers the potentiometer position since it is also aware of the instantaneous value of the sawtooth (The DAC is controlled by the microcomputer).
- It brings the potentiometer functions under control of the IEEE, whereupon the front-panel controls have no influence. For this purpose the PROGRAMMABLE VOLTAGE SOURCES block contains several voltage sources, one for each potentiometer that must be taken over. These voltage sources are loaded with a d.c. voltage generated by the output of the TRIPLE DIGITAL-TO-ANALOG CONVERTER on the CENTRAL PROCESSOR UNIT.

The LOCAL/REMOTE SWITCH block permits the oscilloscope circuit to be connected to its associated potentiometer (e.g. Y-POS A) in local mode, or with one of the programmable voltage sources in remote (IEEE) mode.

NOTE: if the IEEE UNIT is not installed, the potentiometer outputs from the INTERMEDIATE UNIT are directly connected to their associated circuits in the oscilloscope.

3.2.3. Vertical attenuator unit

Since channel A and B attenuator units are identical, only channel A is described. The input signal is applied to the vertical input socket. From here the signal is split up into two components; namely: — the HF (high frequency) component applied to the CAPACITIVE ATTENUATORS block, which gives signal attentuation of x100, x10,or x1, — the LF and DC (low-frequency and direct current) components applied to the COMPARATOR block. In the input of the COMPARATOR, a d.c. blocking capacitor is present for the AC-coupled mode. This capacitor is short-circuited by a switch contact in the DC-coupled mode.

The output signals from the CAPACITIVE ATTENUATORS and from the COMPARATOR are added and amplified by the SUMMATION STAGE AND OUTPUT AMPLIFIER. This block also enables x5 gain increase for the highest input sensitivity of the instrument. The output signal is routed to the SIGNAL UNIT. A part of the output signal is fed back via the FEEDBACK RESISTORS block to the input of the COMPARATOR where it is compared with the LF and DC components in the input signal. Various feedback resistors can be selected in the FEEDBACK RESISTORS block. This occurs simultaneously with the selection of the attenuation coefficients of the CAPACITIVE ATTENUATORS.

The input impedance of the attenuator unit can be changed from 1M.0hm to 50 0hm if the 50-0hm termination resistor is switched on. If the dissipation in this resistor is excessive, the TEMPERATURE SENSING CIRCUIT gives an alarm to the central micro processor. This alarm is routed via the line that is also used for the probe indicator.

All blocks that are capable of working in different modes (e.g. different attenuation coefficients) are controlled via a CONTROL CIRCUIT from the central microprocessor. This CONTROL CIRCUIT block is not located on the attenuator unit, but is on a separate unit - the ADAPTATION UNIT. The attenuator unit circuits are located on two p.c.b.'s: an HF (high-frequency) unit an and LF (low frequency) unit.

3.2.4. MTB and DTB external trigger unit

This unit incorporates two identical input circuits used external MTB and DTB triggering. Their output signals are routed to the SIGNAL UNIT stage for MTB and DTB triggering.

Each trigger input circuit operates in the same way as the channel A and B attenuators. However, there are fewer attenuation coefficients for the external trigger inputs.

The different modes of this unit are controlled by the central microcomputer via a CONTROL CIRCUIT located on the ADAPTATION UNIT.

3.2.5. Signal unit

This unit incorporates the pre-amplifiers for the vertical A and B channels and the trigger circuits for the MTB and DTB. All these functions are controlled by the contral microcomputer via the CONTROL CIRCUIT FOR THE SIGNAL UNIT block.

Vertical channels A and B Since both channels are identical, only channel A is described. The signal from the attenuator unit is applied to the CHANNEL A PRE-AMPLIFIER block. This block has a variable gain, influenced by the front-panel VAR potentiometer. The gain is also controllable in steps to give different input sensitivities of the instrument. CHANNEL A PRE-AMPLIFIER has two outputs.

- One output applied to the CHANNEL A TRIGGER PICK-OFF to trigger MTB and/or DTB via channel A.
- The other output signal routed to the DELAY LINE DRIVER. The channel B and the TRIGGER VIEW channel are also added in this block. The TRIGGER VIEW channel enables display of the MTB trigger source. The TRIGGER VIEW signal is switched in the DELAY LINE DRIVER. To control the vertical position, either the CHANNEL A POSITION CONTROL block or the CHANNEL B POSITION CONTROL block influences the shift of the DELAY LINE DRIVER signal. This depends on the vertical channel displayed. The DELAY LINE DRIVER also incorporates a bandwidth limiter a low-pass filter with a cut-off frequency of 20 MHz.

MTB trigger circuit

The MTB HF TRIGGER PATH block receives a trigger signal from one of the vertical channels A or B, or from the MTB external trigger input. One of these signals can be selected for MTB triggering. The HF component in the selected signal is routed to the output of the block provided that HF reject is not on. The LF and DC components are routed through the MTB LF+DC TRIGGER PATH block. Depending on the selected filter mode, the signal is passed through (HF-REject, AC and DC mode) or it is blocked (LF-REject mode).

The output signal from the MTB HF TRIGGER PATH includes the output signal from the MTB LF+DC TRIGGER PATH and is routed to the input of the MTB TRIGGER AMPLIFIER. This block includes the LEVEL MTB and SLOPE functions. A d.c. voltage from the frontpanel LEVEL MTB control is routed via the AUTO LEVEL CONTROL block to the MTB TRIGGER AMPLIFIER. This d.c. voltage determines the instant that a trigger pulse appears on the output. The trigger pulse starts the time-base via the TRIGGER INPUT block. In the AUTO mode of the MTB, the AUTO LEVEL CONTROL ensures that the range of the MTB LEVEL control always lies within the peak-to-peak value of the signal on the c.r.t. screen. Apart from the MTB trigger pulse output, the MTB TRIGGER AMPLIFIER has two other outputs:

- One carries the TRIGGER VIEW signal applied to the DELAY LINE DRIVER.
- the other input sends a signal to the input switches of the FINAL X AMPLIFIER in order to enable X deflection by a signal from the MTB triggering.

DTB trigger circuit

Basically, this circuit is identical to the MTB trigger circuit. This also has filters (HF TRIGGER PATH, LF+DC TRIGGER PATH) and a DTB TRIGGER AMPLIFIER. However, this amplifier has only one output, which carries the trigger pulse to start the DTB. There is no auto level control, but a Y OUTPUT AMPLIFIER block provides a path to make the DTB trigger signal available at a BNC output socket at the rear of the oscilloscope.

3.2.6. Delay line and final Y-amplifier

The vertical deflection signal from the DELAY LINE DRIVER on the SIGNAL UNIT is applied to the DELAY LINE. This block consists of a long coaxial cable that gives sufficient signal delay to compensate for propagation delay in the trigger circuits. As a result, the leading edge of a fast signal at which triggering occurs is clearly visible on the screen. The output signal from the DELAY LINE is applied to the FINAL Y AMPLIFIER unit. This unit consists of two blocks:

- the FINAL Y AMPLIFIER for driving the vertical deflection system of the c.r.t.
- the TRACE SEPARATION AND TEXT CONTROL, which functions as an input switch for the final amplifier. Depending on the selected display mode the following occurs:

MTB or DTB only: the output signal from the DELAY LINE is directly connected to the input of the FINAL Y AMPLIFIER.

Alternate time base mode: when selected, the displayed signal must be shifted upwards to display the MTB, and downwards to display DTB. The shift distance is adjustable with the front-panel TRACE SEP potentiometer. A signal from the TRACE SEPARATION AND INTENSITY CONTROL block indicates whether the instrument is in the ALT TB mode or not. The CONTROL CIRCUIT FOR SIGNAL UNIT delivers a signal to indicate if MTB (upwards shift) or DTB (downwards shift) is displayed. Text display mode: in which the signal from the DELAY LINE is not used as an input signal for the final Y amplifier. Instead, a deflection signal is applied from the text display part of the X/Z amplifier (discussed later). The selection between the two input signals is made by the NORMAL/TEXT signal from the CRT TEXT UNIT.

3.2.7. Time base unit

This unit incorporates the main time-base (MTB), the delayed time base unit (DTB) and the input selection switches for the FINAL X AMPLIFIER. All functions are controlled by the central microprocessor via the block CONTROL CIRCUIT FOR THE TIME-BASE. Certain supply voltages that require high degree of accuracy are stabilised by the ADDITIONAL SUPPLY VOLTAGE STABILISATION.

Main time base

The MTB may be started by a trigger pulse applied to the MTB FLIP-FLOP via the TRIGGER INPUT. If the MTB FLIP-FLOP switches over, the current from the MTB CURRENT SOURCE starts to charge a timing capacitor. The sweep time depends on the capacitive value; different selected capacitors are switched into the MTB by the CONTROL CIRCUIT. Thus, a linear sawtooth is generated across the timing capacitor, which can be used for X-deflection. The end of the sawtooth is detected by the TIME BASE END-OF-SWEEP FLIPFLOP, which then activates the HOLD-OFF CIRCUIT. This circuit switches the MTB FLIP-FLOP back so that the MTB sweep is stopped. The HOLD-OFF CIRCUIT keeps the MTB FLIP-FLOP in this position for the selected hold-off time during which further trigger pulses have no effect. The hold-off time is determined by the CONTROL CIRCUIT. The TRIGGER PULSE DETECTION block enables a two-way communication with the central microprocessor as follows: it signals to the microprocessor when a trigger pulse occurs, - it receives a signal from the microprocessor to instruct the MTB whether or not to work in the AUTO (free-run) mode. The MTB GATE AND ALT PULSE CIRCUIT block converts a signal from the MTB into the MTB GATE OUT pulse (high during MTB sweep); it also provides an ALTernate pulse for display switching to the CONTROL CIRCUIT FOR THE SIGNAL UNIT.

Delayed time-base

The DTB FLIP-FLOP, DELAYED TIME-BASE, DTB CURRENT SOURCE and DTB GATE blocks function in the same way as their counterparts for the MTB. However, some of the DTB functional blocks are simpler. Of special interest is the way in which the DTB is started. The COMPERATOR block plays an important role in this. The block compares the MTB sawtooth signal with a d.c. voltage from the CENTRAL PROCESSOR UNIT. If the instantaneous sawtooth voltage exceeds the d.c. voltage, a signal is sent to the DTB FLIP-FLOP. This flipflop either starts the DTB immmediately (in STARTS DTB mode) or starts it after the receipt of a trigger pulse from the TRIGGER INPUT (in TRIG DTB mode). In the COMPARATOR, two different d.c. voltages may be selected: - one for DTB start after the adjusted DELAY TIME - the other for DTB start after DELAY + delta t.

The selection between these two d.c. voltages is achieved by a control signal from the CONTROL CIRCUIT FOR THE SIGNAL UNIT.

Horizontal display mode switching In this part of the time-base unit the input signal for the FINAL X AMPLIFIER is selected. The MTB/DTB/X-DEFL SWITCH AND TB MAGNIFIER block enables selection between the MTB sawtooth, DTB sawtooth or the X-deflection signal from the MTB TRIGGER AMPLIFIER. The amplification of this block is increased by a factor of ten if the TB MAGN function is selected. The X POSition shift is also generated in this block. All functions are controlled by the CONTROL CIRCUIT FOR THE TIME BASE. The output signal is applied to a second input switch for the FINAL X AMPLIFIER. This switch is called the HORIZONTAL DISPLAY CONTROL. This block connects the sawtooth input of the FINAL X AMPLIFIER to either the MTB sweep, DTB sweep or X-deflection signal (during normal signal display), or to a deflection signal from the text display part of the final X/Z amplifier unit (discussed later) This selection is made by the NORMAL/TEXT signal from the CRT TEXT UNIT.

3.2.8. Text part of the X/Z amplifier

This part of the circuit is responsible for the vertical and horizontal deflection during the cycle in which text or cursors are displayed. The output of the Y DEFLECTION SELECTOR AND BUFFER STAGE block produces the deflection voltage for the Y-deflection. The output of the X DEFLECTION SELECTOR AND BUFFER STAGE block produces the X-deflection voltage. Each selector has five inputs; the selected input to be connected to the output is determined by the address code coming from the CRT TEXT UNIT. Both selectors receive the same address code and select identical positions. The five possible switch positions are:

- Position 1: the mode during which text is written on the c.r.t. screen. The Y-deflection is derived from the Y-SWEEP GENERATOR which produces a relatively slow sawtooth (started by the CRT TEXT UNIT). During the sawtooth, the whole screen can be written. The X-deflection is derived from the X-SWEEP GENERATOR which produces a number of fast sawtooth signals (started by the CRT TEXT UNIT). During one sawtooth, one horizontal line is written.
- Position 2 and 3: the mode in which a pair of vertical (time) cursor lines is written on the screen. In position 2, one X-sweep is generated and applied to the Y-deflection. The X-deflection receives a fixed d.c. voltage (DC1). In Position 3, another X-sweep is generated and again applied to the Y-voltage. The X-deflection receives a fixed d.c. voltage (DC2). Since DC1 and DC2 are different voltages, a complete cycle results in two vertical lines being written on the screen. The horizontal distance between the lines depends on the voltage difference between DC1 and DC2.
- Position 4 and 5: the positions in which a pair of horizontal (volt) cursor lines is written on the screen.
 In position 4, one X-sweep is generated and applied to the X-deflection. The Y-deflection receives a fixed d.c. voltage (DC1).
 In position 5, another X sweep is generated and again applied to the X-deflection. The Y deflection receives a fixed d.c. voltage (DC2).
 Since DC1 and DC2 are different voltages, the complete cycle results in two horizontal lines being written on the screen. The vertical distance between the lines depends on the voltage difference between DC1 and DC2.

3.2.9. Intensity and focusing part of X/Z amplifier

This part of the block diagram determines the intensity and focusing of the spot on the c.r.t. screen. The intensity is controlled by electrode Gl of the c.r.t. Electrode G3 controls the focusing. Since focusing and intensity are inter-related, the focusing of the spot has to be independent of the intensity.

Intensity (and focusing) can be determined either by the text generator part or during the normal signal display by the display mode logic. The selection between the two is made by the NORMAL/TEXT SWITCH block with the NORMAL/TEXT signal from the CRT TEXT UNIT. In the text display mode, the intensity (Z) signal is derived from the CRT TEXT UNIT. This signal is applied to the TEXT INTENSITY PREAMPLIFIER. The intensity can be manually adjusted via the READ-OUT INTENSITY potentiometer.

In the signal display mode, the intensity signal is derived from the INTENSITY PRE-AMPLIFIER. This block receives the following intensity determining input signal:

- a display blanking signal during switch-over from one vertical channel to another in the CHOP display mode. This signal originates from the CONTROL CIRCUIT FOR THE SIGNAL UNIT.
- a signal from the Z-LOGIC on the TIME-BASE unit. This signal gives a blanked display during the hold-off period of the MTB and flyback of the trace. The display intensity-changes in the MTB intensified mode are also determined by this signal.
- an external signal applied to the Z-MOD input socket for determining the intensity.

The output signal from the NORMAL/TEXT SWITCH is split between the FOCUS AMPLIFIER and the INTENSITY AMPLIFIER. The outputs of both amplifiers are connected to the G3 and G1 electrodes of the c.r.t. Since these electrodes are at a high negative potential, the amplifier outputs are connected via high-voltage blocking capacitors to the c.r.t. These allow only the high-frequency components of the signal to pass and block the low-frequency (LF) and direct-current (DC) components. For this reason, the LF and DC components from the INTENSITY AMPLIFIER output are filtered out and applied to a MODULATOR. This superimposes the LF and DC components on to a high-frequency carrier wave to allow them to be passed via a high-voltage blocking capacitor. Following the capacitor (at -2,2 kV level), the signal is demodulated by an INTENSITY DEMODULATOR and a FOCUS DEMODULATOR.

The output signals from the demodulators (LF+DC components) are recomined with the HF components received via the blocking capacitors to give the original signals. The Z signal is applied to Gl of the c.r.t. and the focus signal to G3. The focus signal for the c.r.t. spot is also influenced manually via the FOCUS CONTROL CIRCUIT.

3.2.10. Power supplies.

Primary converter.

The mains input voltage is filtered and then applied to two identical blocks, namely, PRIMARY CONVERTER MAINS VOLTAGE TO 24 VDC. Two units are switched in parallel in order to obtain the required output power. The two output voltages, each 24 VDC, are connected in series to give 48 VDC for the SECONDARY CONVERTER UNIT. The primary converters cover all common mains voltage ranges and offer the necessary separation required between the mains voltage and the oscilloscope circuits.

Secondary converter

On this unit, the FLYBACK CONVERTER generates the necessary supply voltages for the oscilloscope circuits. These low-voltage supplies are stabilised by a CONTROL CIRCUIT to the converter. The unit also incorporates the LINE TRIGGER CIRCUIT. This block receives an input signal from the MAINS FILTER and converts this into a 50/60 Hz sinewave of constant amplitude by comparing it with a reference voltage. This signal is used for MTB LINE triggering. The CONTROL CIRCUIT block also generates an alarm signal for the CENTRAL PROCESSOR UNIT to safequard data in the event of mains switch-off or failure, when back-up batteries are fitted. The FAN CONTROL CIRCUIT monitors the temperature inside the instrument by means of a sensor on the MOTHER BOARD. If necessary the FAN speed is automatically adapted, depending on the measured temperature.

High voltage converter

This unit generates the +14,3 kV for the post-accelerator anode of the c.r.t. and the -2,2 kilovolt for the cathode circuits. The supply voltage from the secondary converter unit is applied to a FLYBACK CONVERTER with a CONTROL CIRCUIT for output voltage stabilisation. The SUPPLY VOLTAGE SENSOR prevents the FLYBACK CONVERTER from starting in the case where the supply voltage is too low. The output a.c. voltage from the converter is rectified to give -2,2 kV and a rectified output is multiplied to give +14,3 kV.

3.2.11 Auxiliary circuits on mother board

Trace rotation

This block determines the strength and sense of the current passed to the trace rotation coil around the neck of the c.r.t. The trace rotation circuit is adjustable by a front-panel screwdriver-operated TRACE ROT control.

Illumination circuit

This block determines the amount of current passed to the graticule illumination lamps of the c.r.t., controlled by the ILLUM potentiometer on the front panel.

Frequency divider and output amplifier
This block divides the 3 MHz clock frequency from the central microprocessor to a 5 KHz square-wave. This square-wave signal is amplified and stabilised to give a 0,8 V output on the CAL voltage output socket.

5

LCD UNIT



LCD UNIT	4
CONTENTS	
4. CIRCUIT DESCRIPTION OF LCD UNIT 4.1 Parts list	4-1 4-6
FIGURES	
4.1. LCD-unit, p.c.b. lay-out.4.2. LCD-unit, circuit diagram.4.3. Time relation of input signals of LCD-drivers.	4-2 4-4 4-4

. 4

4. CIRCUIT DESCRIPTION OF LCD UNIT (see fig. 4.2.)

The LCD unit incorporates five liquid-crystal displays, each fed from its own driver IC (D101 - D106). The 4 V supply voltage for the driver ICs (pin 2) is derived from the +13,8 V supply input on X101 pin 6 via transistor V101 and its associated circuit. Since the base-emitter voltage of V101 is influenced by the ambient temperature, so is the 4 V supply voltage. The voltage variation is from 4.5 V to 3.5 V over a temperature range between 0 and 80 degrees. This serves to compensate for LCD intensity changes due to variations in ambient temperature.

Each driver controls a maximum of 64 segments of the LCD in two groups of 32 segments; i.e. 32 segment outputs +2 groupselection outputs. Either group 1 of 32 segments (backplane 1) or group 2 or 32 segments (backplane 2) is activated at a time. Each of the 32 outputs (S1 -S32) is connected to two segments in the LCD, one segment opposite backplane 1 and the other opposite backplane 2. When information is applied to the driver outputs, with BPl active, it is routed to activate the chosen segments opposite backplane 1; then a moment later, when BP2 is active, information is generated to activate the chosen segments opposite backplane 2, and so on. The switching between BP1 and BP2 occurs at a frequency of about 2500 Hz derived from the oscillator section of D106 (pins 2, 3 and 4). This frequency is determined by the external RC combination R113/C101. The other drivers D101 - D104 share this 2500 Hz signal (pins 37 and 38 paralleled), therefore their oscillator sections are not used (pins 3 and 4 are earthed).

Each LCD driver has three inputs driven from the central microcomputer:

- LCD (pin 40), a data latch enable input used to select the correct driver from D101 D106. If pin 40 is at logic high, the LCD is selected to accept data. Conversely, a logic low inhibits data. SERCLK (pin 1) is the clock input.
- DATA1 (pin 39) is the signal information input. The clock input receives a row of 35 pulses (see Fig.4.3). In parallel with these clock pulses, a row of 34 data-bits is applied to the DATA input. The data is valid at the negative-going edge of each clock pulse. The row of data-bits starts with a zero start bit. Then the following 32 data-bits determine which of the 32 segments of a row must be activated (data-bit high) and which must remain inactive (data-bit low). The last data-bit determines for which backplane the data is intended, LCD backplane 1 (data-bit high) or LCD backplane 2 (data-bit low). This 35th clock pulse ends the information loading cycle.

The clock signals are common to all drivers, as also the DATA 1 signals. The correct LCD driver is selected to receive the applied data pulses by a high logic level on the LCD input, pin 40.

The interconnection and level adaptation between the 5 V TTL microcomputer signals and the LCD drivers that operate on a 4 V supply is achieved by the high-ohmic resistors R101-R108.




Fig. 4.1. LCD-unit, p.c.b. lay-out.




Fig.4.3. Time relation of input signals of LCD-drivers

PARTS LIST 4.1

In this section only electrical parts presents on this unit are Mechanical parts, including cables and connectors, are given in

section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

CAPACITORS 4.1.1

POSNR	DESCRIPTION		ORDERING CO			
C 0101 C 0102	50V 5% 6 50V 10%	80PF 10NF			31775 31728	

INTEGRATED CIRCUITS 4.1.2

POSNR		DESCRIPTION		ORDERING		CODE	
_	101		21111			82942	
D D	102 103		2111T 2111T			82942 82942	
D D	104 106		2111T 2111T			82942 82942	

RESISTORS 4.1.3

POSNR	DESCRIPTION	ORDERING	CODE
R 101 R 102 R 0103 R 0104 R 105	3K9 3K9 RC-01 5% 100K RC-01 5% 100K 1K78	5322 111 5322 111 4822 111 4822 111 5322 116	91135 90214 90214
R 0106 R 0107 R 0108 R 0109 R 110	RC-01 5% 100K RC-01 5% 100K RC-01 5% 100K RC-01 5% 5K6 1K78	4822 111 4822 111 4822 111 4822 111 5322 116	90214 90214 90572
R 0111 R 0112 R 0113	RC-01 5% 6K8 RC-01 5% 1K2 RC-01 5% 1M	4822 111 5322 111 5322 111	90096

SEMI CONDUCTORS 4.1.4

POSNR		DESCRIPT	EON	ORDERING CODE				
٧	0101	BCW33R	PEL	5322	130	44342		

SWITCH UNIT

SWITCH UNIT	5
CONTENTS	
5. CIRCUIT DESCRIPTION OF SWITCH UNIT. 5.1 Parts list	5-1 5-9
FIGURES	
5.1. Time relation of input signals of LED drivers.5.2. Switch unit, p.c.b. lay-out.5.3. Switch unit, circuit diagram.	5-2 5-3 5-5

The switch panel unit incorporates the following main functions: - the front-panel pushbutton switches grouped in a matrix configuration.

- the front-panel LEDs located in the pushbutton switches and the associated LED drivers.
- the step controls for vertical sensitivity and time-base setting and the DELAY or delta t continuous control. These main functions are now discussed in more detail.

Pushbutton switches

These switches are located on the crossing points of an 8×8 wire matrix: eight horizontal rows 0 to 7 and eight vertical columns 0 to 7. The rows and columns are connected to the CPU unit, which scans the switch positions (see CPU unit circuit description).

The control circuitry for the LED's. output signals and LED drivers

The LEDs in the pushbuttons are divided into two groups of 32 and driven by the LED driver ICs N501, N502, each with 16 output pins. Each output is derived from an open-collector NPN transistor and drives two LEDs. The anode of one LED of a pair can be switched via transistor V504 to the +5 V supply, the anode of the other LED is switched by transistor V507. Transistors V504 and V507 are switched on and off aternately; i.e. when one is on, the other is off.

This alternate switching for the diode groups is controlled by the 800 Hz square-wave oscillator formed by D503/1,2,3 and R501/C501. The 800 Hz square-wave is routed via diode V502, network R502/C503, inverter D503/12,13,11, and transistor V503 to V504. The 800 Hz square-wave is also routed via diode V501, and an identical circuit, to transistor V507.

The RC networks R502/C503, R503/C502 give a time delay, which ensures that the switching transistors V504 and V507 are not conductive at the same time.

In addition, the 800 Hz square-wave is routed to two LED drivers N501, N502 on input pins 7. Depending on the logic level applied to pin 7, the sixteen outputs of a LED driver generate the correct control signals for the sixteen LEDs connected to switching transistor V504, or they generate the correct control signals for the sixteen LEDs connected to switching transistor V507. Both LED driver ICs incorporate two registers, each of 16 bits. A register contains the control information for a group of sixteen LEDs. If control pin 7 is at logic low, the contents of the first register are applied to the outputs of the LED driver. If pin 7 is high, the contents of the second register are applied to the outputs.

Input signal for the LED drivers.

Similar to the LCD drivers, the LED drivers also have three input pins:

- input pin 5, used to select either driver N501 or N502 (LED 0 or 1). A logic high enables the driver to accept data.
- input 9, the clock (SERCLK) input.
- input pin 8 is the data input. The clock input receives a row of pulses as shown in Fig. 5.1. In parallel with the clock pulses, a row of data-bits is applied to the data input. The first bit is a logic low start signal; the following 16 bits are loaded into one of the two registers, depending on the 18th data bit (low for the first register, high for the second).

The clock input is common to the two LED drivers, N501, N502. Likewise the data input on pins 8 is common, selection of the appropriate driver being made by a logic high input signal on pin 5 of either N501 or N502.

The rotary switches for vertical sensitivity, MTB, DTB and delay-time. These controls are optical switches formed by LEDs and photo-transistors. Each switch consists of a perforated disc through which the light from two infra-red LEDs falls on two photo-sensitive transistors. If the switch is operated, the movement is detected by the photo-transistors. The dual LEDs and photo-transistors also detect whether the switch movement is clockwise or anticlockwise (see intermediate unit circuit description). The infra-red LEDs are located on the rear of the switch unit. LEDs H501...H506 are supplied with a d.c. current from the +13 V rail via R 514. LEDs H507...H512 are similarly supplied via R516. The perforated discs and their encapsulation are also mounted on the switch print unit.




Fig. 5.1. Time relation of input signals of LED-drivers






Fig. 5.2. Switch unit, p.c.b. lay-out.







5.1 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

5.1.1	POSNR C 0501 C 0502 C 0503 C 0504 C 0506 C 0507 C 0508	CAPACITORS DESCRIPTI CAP.CERAM CAP.CERAM CAP.CERAM CAP.CERAM	IC IC IC IC	-20+80 10 19 -20+80 -20+80 -10+50% -20+50	% % % %	22NF 1.5NF 1.5NF 22NF 22NF 22NF 000UF 10NF	4822 4822 4822 4822 4822 4822	122 122 122 122 122 124	CODE 30103 31169 31169 30103 30103 20768 31414
J	D 0503	INTEGR.CI			ВP	PEL	5322	209	14927
	N 0501 N 0502	INTEGR.CI	RCUIT	SAA1860		PEL PEL	4822	209	80512 80512
5.1.3		RESISTORS		•					
ì	2 0501	RES.METAL	FILM	MR25	1%	100K	4822	116	51268
, ,	R 0502 R 0503 R 0504 R 0506 R 0507	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 MR25 MR25 MR25 MR25	1% 1% 1% 1% 1%	100K 100K 10K 10K 10K	4322 4822	116 116 116	51268 51268 51253 51253 51253
; ;	R 0508 R 0509 R 0511 R 0512 R 0513	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 NR25 MR25 MR25 MR25		10K 10K 10K 348E 348E	4822 4822 5322	116 116 116	51253 51253 51253 54515 54515
F F	R 0514 R 0516 R 0517 R 0518 R 0519	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 MR25 MR25 MR25 MR25	1% 1% 1%	750E 750E 16K 16K 287E	4822	116 54 116 116	
F	R 0521 R 0522 R 0523 R 0524 R 0528	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 MR25 MR25 MR25 MR25 MR25	1% 1% 1%	287E 287E 287E 287E 287E 287E	5322 5322	116 116 116	54506 54506 54506 54506 54506
	R 0529 R 0531 R 0532 R 0533 R 0536	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 MR25 MR25 MR25 MR25 HR25	1% 1% 1%	287E 287E 287E 237E 237E	5322 5322 5322	116 116 116	54506 54506 54506 54506 54506
1	R 0537 R 0538 R 0539 R 0541 R 0542	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	NR25 MR25 MR25 MR25 MR25 MR25	1% 1% 1%	287E 287E 287E 287E 287E	5322 5322 5322 5322 5322	116 116 116	54506 54506 54506 54506 54506
!	R 0543 R 0544 R 0546 R 0547 R 0548	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 MR25 MR25 MR25 MR25	1% 1% 1%	237E 287E 287E 287E 287E 287E	5322 5322 5322	116 116 116	54506 54506 54506 54506 54506

	R R R R R	0549 0551 0552 0553 0554	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1%	287E 287E 287E 287E 287E 287E	5322 5322 5322 5322 5322	116 116 116	54506 54506 54506
		0556 0557	RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1%	287E 10K	5322 4822		54506 51253
1.4	ŀ		SEMI CONDUCTORS					
	HHHH	0501 0502 0503 0504	DIODE DIODE DIODE	CQY58A-I CQY58A-I CQY58A-I CQY58A-I	PEL PEL PEL PEL	5322 5322 5322 5322	130 130	31643 31643 31643 31643
	H H H H		DIODE DIODE DIODE DIODE DIODE	CQY58A-I CQY58A-I CQY58A-I CQY58A-I CQY58A-I	PEL PEL PEL PEL PEL	5322 5322 5322 5322 5322	130 130 130	31643 31643 31643 31643 31643
	Н	0512	DIODE	CQY58A-I	PEL	5322	130	32158
	V V V	0501 0502 0503	DIODE DIODE TRANSISTOR	BAW62 BAW62 BC558B	PEL PEL PEL	4822 4822 4822	130	
	V V V	0504 0506 0507 0508 0509	TRANSISTOR TRANSISTOR TRANSISTOR DIODE, REFERENCE DIODE, REFERENCE			4822 4822	130 130 130	40854 44197 40854 34174 34174
	٧	0511	TRANSISTOR	BC548B	PEL	4822	130	40937

INTERMEDIATE UNIT

6

INT	ERMEDIATE UNIT		6
CON	TENTS		
	CIRCUIT DESCRIPTION Parts list	OF THE INTERMEDIATE UNIT.	6-1 6-9
FIG	URES		
6.2	Mechanical lay-outIntermediate unit,Intermediate unit,	-	6-3 6-4 6-6

- 6. CIRCUIT DESCRIPTION OF THE INTERMEDIATE UNIT (see fig.6.3)
 This unit incorporates the following control elements:
 - potentiometers Rl Rll and their switching logic
 - photo-sensitive transistors for the optical switches, their switching and detection logic.

The potentiometers

All potentiometers are paralleled between earth and the +10 V line, stabilised by the voltage stabiliser N1111. A built-in reference voltage of 7.5 V on pin 6 is applied to the non-inverting input (pin 5) of a comparator. The inverting input (pin 4) is connected to potentiometer R1164 of a voltage divider to compare the reference voltage with a part of the output. Any difference is corrected by N1111. The output voltage is available on pin 10, the output flowing through the currentsensing resistor R1162. The voltage across R1162 is measured on pins 2 and 3 of N1111. If this voltage exceeds 0.7 V, the output voltage on pin 10 cuts off.

The eleven potentiometers can be divided into three groups: -potentiometers that have no connection with the circuits on the intermediate unit: the slider voltage is directly routed to its associated analog circuit via connector X1102; namely R10 (HOLD OFF), R9 (TRACE SEP), R4 (X POS) and R3 (LEVEL DTB).

-potentiometers connected with circuits on the unit and also directly routed to associated analog circuits via connector X1102; namely, R6 (VAR A), R7 (VAR B), R8 (VAR DTB) and R11 (VAR MTB). On the intermediate board, it is necessary to detect whether or not these potentiometers are in the CAL position. Therefore, each is resistor-connected to a separate input on IC D1102. The function of this IC is explained later.

-potentiometers that can only connect with their analog circuits via the intermediate unit circuits; namely, Rl (A POS), R2 (B POS) and R5 (LEVEL MTB). The analog circuits normally connected to the sliders of these potentiometers are disconnected in the AUTO SET mode by IC D1101 and connected to fixed d.c.voltages. Multiplexer D1101 has three two-position switches. Depending on an addres code on pins 9, 10 and 11, the three switches can select the required position. The switch interconnections with the AUTO SET mode on and off are as follows:

OUTPUTS

AUTO SET	PIN 14	PIN 15	PIN 4	
OFF	TO PIN 13 (Slider R1)	TO PIN 1 (Slider R2)	TO PIN 3 (Slider R3)	
ON .	TO PIN 12 (+5 V supply)	TO PIN 2	TO PIN 5	
			R1123/R1124)	

The address code for the multiplexer is generated by an addressable latch D1103, which receives the following control signals from the microcomputer:

- the address that determines the output to be changed is applied to pins 1, 2 and 3.
- pin 13 receives a low or high level that is transferred to the selected output.
- a low level on pin 14 enables D1103 to accept data.

Position detection for potentiometers

The potentiometer sliders of R1, R2, R5, R6, R7, R8 and R11 are connected via resistors to inputs of the analog multiplexer D1102, a 16-position switch. Depending on the 4-bit address applied to pins 10, 11, 13, 14, one of the sixteen inputs is connected to the output (pin 1). In this situation, only seven inputs (pins 3 - 9) of D1102 are used.

By changing the address of the multiplexer, all slider voltages are available in sequence on pin 1 of D1102. These slider voltages are thus applied to a double comparator circuit with the operational amplifiers N1104/5,6,7, and N1104/2,3,1.

N1104/5,6,7: the -ve input is connected to +5 V. This comparator operates via the + input if R1, R2 or R5 are moved through their mid-position. If the slider voltage from R1, R2 or R5 rises above +5 V, the output of this comparator rises from 0 to +13 V. This output signal is routed via D1106 pins 7 and 3 to the microcomputer. D1106 is described together with the optical switches.

N1104/3,2,1: The -ve input is connected to a d.c. voltage of ± 0.38 V. This comparator operates via the \pm input whether or not R6, R7, R8 and R11 are in their CAL position. If the slider voltage of R6, R7, R8 or R11 rises above ± 0.38 V, the output of the comparator rises from 0 to ± 13 V. This output signal is routed via D1108 pins 7 and 3 to the microcomputer. D1108 is described together with the optical switches.

Position detection for optical switches

The rotation of the A channel Y AMPL switch is detected by the photo-transistors H1104 and H1111. If the control is turned from one position to another, light from the infra-red LEDs falls in H1104 and H1111, pulsed via the holes in the perforated disc. As a result, the photo-transistors conduct for some time and their collectors are low (see Fig. 6.1)

The collectors of H1101, H1102, H1103 and H1104 are connected to multiplexer D1106. The collector of H1106 is connected via an inverter D1107/5,6, to D1106. In addition, the output of the operational amplifier N1104/7 is connected to D1106. The multiplexer D1106 is an 8-position switch. When an address is applied to pins 9,10 and 11, output pin 3 is connected with one of the inputs.

If one of the collectors of H1101 - H1104 becomes low, transistor V1113 conducts, giving a high logic level via inverter D1107/1,2, and gate D1109/11,12,13 to the restart (RST 6,5) of the microprocessor. This restart pulse immediately causes the microprocessor to generate different addresses for the multiplexer; as a result, all the inputs are scanned for a while. If the input is reached that is connected with the photo-transistor of the operated switch, the multiplexer stays stable; i.e. it remains connected to the switch while it is being operated. The number of steps made by the switch results in an identical number of pulses at the collector of its photo-transistor. These pulses are routed to the microprocessor via D1106 and inverter D1107.

Figure 6.1. shows that every optical switch has two photo-transistors in order to detect the direction of switch-rotation. The first photo-transistor is connected to multiplexer D1106 as described. The second photo-transistor is connected to an identical second multiplexer D1108. The photo-transistors H1104 and H1111 are used for Y AMPL channel A; H1101 and H1107 are used for Y AMPL channel B; H1103 and H1109 are used for DEL'D TB; H1106 and H1112 are used for DELAY or delta t; H1102 and H1108 are used fro MAIN TB.

The circuit comprising gates D1109/1,2,3, D1109/4,5,6, D1109/8,9,10, and the associated components, detect if the control DELAY or delta t is operated. As this control has no mechanical stop, it may be that photo-transistor H1112 is permanently conducting in its rest position. However, this does not result in a RST 6,5 pulse to the microprocessor via gate D1109/11,12,13. This blocking effect is achieved by capacitors C1117 and C1118, which ensure that only changes in the state of the collector of H1112 are routed to RST 6,5 of the microprocessor.




Fig.6.1. Mechanical lay-out of an optical switch.




Fig.6.2. Intermediate unit, p.c.b. lay-out.




Fig. 6.3. Intermediate unit, circuit diagram.

6.1 PARTS LIST

In this section only electrical parts present on this unit are listed.

Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

6.1.1 CAPACITORS

	P	OSNR	DES	CRIP'	rion							0	RDE	ER I	NG	C	סס	E
	C	1101 1102 1103	CAP	.CERA .CERA .TANT	MIC		-20 16V		0 X 2 X 0 X	11		4.	822 822 322	1	22	3:	13	16
	CCC	1104 1106 1107 1108 1109	CAP CAP	. CERA . CERA . CERA . CERA	MIC MIC MIC		-20 -20 -20 -20 -20	1+5 1+5	0% 0%		LONF LONF LONF LONF LONF	4.	822 822 822 822 822	1 1 1	22 22 22	3:	14 14 14	14 14 14
	CCC	1111 1112 1114 1116 1117	CAP CAP CAP	.CERA .CERA .CERA .CERA	MIC MIC MIC		-20 -20 -20 -20	+5 +5 +5	0% 0%]	LONF LONF LONF LONF LONF	4; 4;	822 822 822 822 822	1 1 1	22 22 22	3) 3)	14: 14:	14 14 14
	CCC	1118 1119 1121 1122 1123	CAP CAP CAP	.CERA .CERA .ELEC .CERA .TANT	MIC TROLY MIC	Ή.	-20 -10+ -20 16V	+50 50 +51	0% % 0%	100	INF LONF DOUF LONF &UF	4; 4;	822 822 822 822 822	111	22 24 22	31 2(31	14: 176 14:	14 58 14
		1124 1126		CERA	MIC Troly	Τ.	-20 -10+	+50 50	X	3	ONF 3UF		822 822					
	CCC	1623 1624 1627 1628 1629	CAP.	TANT FOIL CERA CERA	MIC MIC		16¥ 63 -20 -20 -20	V 1 +50 +50	X	111	8UF ONF ONF ONF ONF	53 48 48	322 322 322 322 322	1:	21 22 22	54 31 31	15 41 41	4
	CCC	1638 1639 1641 1642 1643	CAP.	CERA CERA CERA CERA	MIC MIC MIC		-20 -20 -20 -20 -20	+50 +50 +50	X X X	1 1 1	ONF ONF ONF ONF	48 48 48	322 322 322 322 322	1:	22 22 22	31 31 31	41 41 41	4
	CCC	1644 1646 1648 1657 1661	CAP.	CERA CERA CERA SOLI	MIC MIC MIC MIC D ALU		-20 -20 -20 -20 10¥	+50 +50 +50 +50	X X X X	1	ONF ONF ONF ONF SUF	48 48	322 322 322 322 322	1:	22 22 22	31 31 31	41 41 41	4
	Č	1662 1663 1664	CAP.	TANT TANT TANT	AL		16V 16V 16V	20	X X X	6. 6.	8UF 8UF 8 UF	53	52 2 522 522	1	24	14	06	9
5.1.2		IN	TEGR.	ATED	CIRCU	IIT	S											
	D D	1101 1102			IRCUIT IRCUIT		HEF4				PEL PEL		22 22					
	D D	1103 1106 1107 1108 1109	INTE INTE INTE	GR.C GR.C GR.C	TRCUIT TRCUIT TRCUIT TRCUIT TRCUIT	T T	HEF4: HEF4: HEF4: HEF4:	051 010 051	BP 6BP BP	,	PEL PEL PEL PEL	48 48 48	22 22 22 22 22 22	20	9	10 10 10 10	26 31 26	2 8 2
	H	1104 1111	UA72	M393F 3CN	, S1	IG						48 53	2 2 2 2	20 20	9	813 853	22 88	3 9

6.1.4

6.1.3 RESISTORS

R R R	1114 1116 1117	10K POTM MRS25 1% MRS25 1% MRS25 1%	51K1 51K1 51K1	5322 10 4822 11 4822 11 4822 11	6 53121
R R R R R R	1118 1119 1121 1122 1123	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	51K1 51K1 51K1 51K1 7K5	4822 11 4822 11 4822 11 4822 11 4822 11	6 53121 6 53121 6 53121
RRRRRR	1124 1125 1127 1128 1129	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	6K19 38K3 4K22 348E 3K16	5322 11 5322 11 5322 11 5322 11 4822 11	6 53266 6 53246 6 53591
RRRRR	1131 1132 1133 1134 1136	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	3K16 10K 21K5 21K5 21K5	4822 11 4822 11 5322 11 5322 11 5322 11	6 53022 6 53241 6 53241
RRRRR	1137 1138 1141 1142 1143	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	21K5 10K 21K5 21K5 21K5	5322 11 4822 11 5322 11 5322 11 5322 11	6 53022 6 53241 6 53241
RRRR	1144 1146 1147 1148 1149	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	21K5 21K5 21K5 21K5 21K5	5322 11 5322 11 5322 11 5322 11 5322 11	6 53241 6 53241 6 53241
R R R R	1151 1152 1153 1161 1162			5322 11 4822 11 4822 11 4822 11 5322 11	6 53022 6 53022 6 53123
R R R	1163 1164 1166	MRS25 1% MTP10 20% MRS25 1%	825E 1K 2K87	5322 11 5322 10 5322 11	1 10294
SE	MI COI	NDUCTORS			
H	1101 1102	BPW22A-II BPW22A-II	PEL PEL	5322 13 5322 13	0 42107 0 42107
H H H H	1103 1104 1106 1107 1108	BPW22A-II BPW22A-II BPW22A-II BPW22A-II BPW22A-II	PEL PEL PEL PEL PEL	5322 13 5322 13 5322 13 5322 13 5322 13	0 42107 0 42107 0 42107
H H H V	1109 1111 1112 1101	BPW22A-II BPW22A-II BPW22A-II BC558B	PEL PEL PEL PEL	5322 13 5322 13 5322 13 4822 13	0 42107 0 42107

CENTRAL PROCESSOR UNIT AND HEF 4094 BUS

CONTENTS

7.1. 7.2. 7.3. 7.4.	CIRCUIT DESCRIPTION OF CENTRAL PROCESSOR UNIT AND HEF 4094 In Circuit description of CPU diagram 1. Circuit description of CPU diagram 2. Circuit description of CPU diagram 3. Description of HEF 4094 bus. Parts list	BUS. 7-1 7-3 7-5 7-6 7-16
FIGUE	RES_	
	HEF 4094-bus, configuration and input pulses. HEF 4094-bus: routing across the p.c.b.'s in	7-6
	the instrument.	7-7
7.3.	Central processor unit, p.c.b. lay-out.	7-8
7.4.	Central processor unit, circuit diagram 1.	7-10
7.5.	Central processor unit, circuit diagram 2.	7-11
7.6.	Central processor unit, circuit diagram 3.	7-14

7 CIRCUIT DESCRIPTION OF CENTRAL PROCESSOR UNIT AND HEF 4094 BUS.

The central processor unit (CPU) provides microprocessor control of the oscilloscope functions and is given on three diagrams: fig 7.3. (CPU1), fig. 7.4. (CPU2) and fig. 7.5. (CPU3).

7.1. CIRCUIT DESCRIPTION OF CPU DIAGRAM 1. This diagram basically consists of IC D1601, a 8085 uP (microprocessor) decoder circuits for various related read-write functions, decoding latches for the address and data buses, and the

watchdog circuit.

The 6 MHz crystal-controlled clock, on D1601 pins 1 and 2, provides the time reference for all micro-computer actions. It is internally divided to give a 3 MHz square-wave output (CLK) on pin 37. The 3 MHz CLK signal is fed to a divide-by-4096 circuit D1646 to give a 732 Hz restart signal (RST7,5) to microprocessor D1601 on pin 7. This low frequency restart signal is used to initiate various program operations. The 3 MHz CLK signal is also routed via inverter D1621-6 to provide an external clock signal EXCLK- to synchronise the interface bus IEEE control. Via inverter D1622-12, the 3 MHz CLK signal also provides a CALCLK signal for the calibrator on the mother board.

Addres outputs

Clock signals

The sixteen address outputs from D1601 are divided into two groups. Addresses A0 to A7 are decoded from eight address/data bidirectional lines ADO to AD7 by decoding latch D1603, controlled by the address latch enable signal ALE; addresses A8 to A15 are routed directly to the address bus. The address outputs on the bus are buffered in D1618 and D1619 to provide an external address bus, EXAO to EXA15, via connector X1603 for the CRT TEXT UNIT and the IEEE unit.

Data I/O lines

The eight bidirectional read/write databus lines D0 to D7 are decoded from the eight address/data lines AD0 to AD7 by decoding latch D1602, controlled by the RD- (read) signal and the ENCPU- (enable CPU) signal. Similarly, the decoding latch D1617 decodes the eight bidirectional external databus lines EXD0 to EXD7 for the CRT TEXT UNIT and IEEE unit controlled by the RD- and ENCPU- signals.

Commands for CRT TEXT and IEEE communication In address decoder D1613, two address lines A14, A15 are decoded, enable by the IO/M signal from the uP, to give four output combinations:

- The ENCPU- signal is coming from NAND gate D1621-3; inverter D1622-10 provides the ENCPU signal. If ENCPU- is low, the combined address/databits 0...7 carry data for the databus of the CPU. This data goes via latch D1602. If ENCPU is low, the address/data bits 0....7 is applied to the external databus for CTU/IEEE communication via latch D1617.
- CEROM-, a chip enable signal for the programm memory on CPU2.
- Enable signal applied to D1613/15 for decoding address lines All, Al2 to give a further four output ombinations from D1613.
- Two chip select signals ENRAMO- and ENRAMI- for the random-access memories on CPU2.
- An enable signal from pin 10 for two 3-8 decoders D1614 (pin 5) D1616 (pin 5) producing read-write control signals for uP-related functions.

Read decoder D1614 reads the input switches and probe indicators using the three address input lines AO, Al and A2, also enabled by the read RD signal. One out of the six outputs in use is activated at a time. These are:

- -RDROW- for reading row of input switches
- -RDCOL- for reading column of input switches
- -RDPRO- for detecting the probe 0 type
- -RDPR1- for detecting the probe 1 type (not used in this instrument)
- -RMEMO- for enabling latch D1609 which reads data into the data bus lines D0...D7
- -RMEM1- for enabling latch D1612 which reads data into the data bus lines D0. .D3 $\,$

Latch D1609/1 takes in the kA and kV information from the impulse switches on the INTERMEDIATE UNIT via connector X1601 and also the COMP signal from the IEEE-unit which scans the position of all the potentiometers.

Latch D1609/19 takes in the input protection signals INPROTA and INPROTB from the ATTENUATOR UNIT, which are active if the 50-ohm input exceeds 5 V.

Latch D1612/19 receives the READY- handshake signal from the CRT TEXT UNIT to confirm a block of data has been taken in; the TBSI input signal from the TIME-BASE confirms that a trigger pulse occurs during the sweep. In AUTO SET mode this information is used to read just the time base setting. In the other time base modes the information inhibits the free run of the time base.

Latch D1612/2 is a buffer for communicating with the CRT TEXT UNIT and IEEE. The external commands are EXRD-, EXWR-, EXIO/M-, EXRES. The TXTINT signal from the TEXT INTENSITY POTENTIOMETER routed via the CPU unit to the CRT TEXT UNIT. It determines the READ OUT potentiometer position. In the OFF position it gives a no interrupt signal to the text generator indicating that no display time is needed for text

Write decoder D1616 is also addressed by input lines AO, Al and A2, and enabled by the write WR- signal. One of the five outputs is activated at a time . These are:

- -WMEMO-, a chip enable signal for the addressable latch D1608.
- -WMEM1-, an enable signal for the LCD/LED latch on CPU3.
- -WMEM2-, an enable signal for the switch/potentimeter latch on CPU3.
- -WRLDAC-, an enable signal for the least-significant byte DAC on CPU2.
- -WRMDAC-, an enable signal for the most-significant byte DAC on CPU2.

The bit addressable latch D1608 is addressed by input lines A3, A4 and A5, and enabled by WMEM0- as stated. When addressed, data signal D0 is put into one of eight memory cells to give the following outputs:

- SCL, a serial clock for the internal HEF-bus.
- POTSTR-, a strobe signal for digitising potentiometer positions on the INTERMEDIATE UNIT. This happens via D1647/5,6 on CPU3.
- S/HO, S/H1, sample and hold control for DACs on CPU 2.
- TRIGRES-, for resetting a flip-flop on the TIME-BASE.
- TBSO-, this signal is made low and applied to the time base unit in order to be able to detect a trigger pulse during the sweep (see also time base output signal TBSI)
- WDOG-, main program loop trigger signal to watchdog circuit.

The watchdog and power down circuit
This circuit ensures that the system program is switched off under
fault conditions and that memory contents are saved. If the system is
operating correctly, pulses from the main program loop are received
from D1608-11 via diode V1603 to give a low input on pin 10 of the
watchdog trigger circuit D1621 (NAND gate with a feedback loop). The
output on pin 8 is therefore high and consequently input 9 is high.
The logic high on pin 8 blocks diode V1604.

With the power supply operating correctly, the AL- (alarm) signal via S1602 is high and is passed via R1607 to keep the reset signal RES IN- high (capacitor C1603 charged) for normal on or reset. Transistor V1606 is conducting then in order to keep the TRAP input of the uP low.

This RES IN- signal becomes low under fault conditions:

- AL- is low if the power supply is out of specification and C1603 discharges to make RES IN- low.

- Alternatively, if the main program loop is interrupted, absence of trigger pulses on D1621-10 gives a low on output 1621-8.

Consequently, diode V1604 conducts and makes RES IN- low. In such a fault condition, the logic low on the reset line is passed via base resistor R1609 to cut off transistor V1606. The 5 V collector supply then activates the TRAP input (D1601-6) of the uP. In this way, when the control switches off, the memory contents are saved. On restoration of power, the program is reset.

During a service rouine, switch S1601 is closed and S1602 is open. The earth on S1601 keeps input D1621-10 low, consequently the output (8) is high, which blocks diode V1604 and prevents any interuption of the program. Likewise, with S1602 open, the +5 V supply via R1606 maintains the reset line high to give normal system operation during the service routine.

7.2. CIRCUIT DESCRIPTION OF CPU DIAGRAM 2.

This part of the circuit diagram basically consists of IC D1631 a 2 kbyte (RAM) random-access memory (for PM386A/PM3296A, a further 2 kbyte RAM, D1632), a program memory D1633, supply voltage control for the RAM, and digital-to-analog conversion for the delay voltages, with its reference voltage stabilisation circuit N1634.

Random-acces memory

The 2 kbyte RAM D1631 is used as a "scratch-pad" register for the read/write data signals such as settings of switches, controls, etc. The bidirectional databus D0 to D7 is controlled by address lines A0 to A10, enabled by chip select input G3 and the RD-/WR- (Read, Write)inputs. Optionally, the RAM memory can be extended by an identical 2kbyte plug-in RAM, D1632.

Supply voltage control for RAM

The chip select signals from circuit diagram CPU 1 for the RAM memories are ENRAMO and ENRAM1.

If ENRAMO is active (high), transistor V1607 conducts and switches the chip select input D1631-18 low.

If ENRAM1 is active (high), transistor V1608 conducts and switches the chip select input D1632-18 low (if memory option fitted).

Transistors V1616, V1617 are normally switched off.

The rest of this circuit controls the switchover at supply failure to the internal batteries and prevents read/write of RAM contents at low supply voltages.

When the 5 V supply (+5D) is present, the current flowing through the zener reference diode V1612 switches on transistor V1614 (to hold off V1616, V1617) and V1613, which in turn switches on the series regulator V1611 to apply +5D to the VRAM output.



When the supply drops below 4 V (e.g. in power down condition), the current through the zener reference is insufficient to maintain V1613, V1614 conducting. As a result, V1611 also switches off, and if a battery is installed it provides the VRAM supply via diode V1609 which is now conductive.

With V1614 switched off, its collector voltage applies a logic high signal to the bases of V1616, V1617. Thes transistors conduct and inhibit the ENRAMO, ENRAM1 enable signals so that the RAMs cannot be read or written at low supply voltages.

Program memory

The program memory D1633 is a read-only memory (ROM)which has more capacity than the RAMs. It is addressed by lines AO to A12 and controlled by the RD- and CEROM- signals from circuit diagram CPU 1. For this instrument application, a capacity of 128 kbyte is internally selected by switch S1603. The read-only data outputs are DO to D7 and are applied to the databus.

Digital-to-analog conversion

Digital information from the databus is clocked into the buffers of D1636 by WRLDAC- (least-significant byte) and into the buffers of D1637 by WRMDAC- (most-significant byte).

Twelve different bits are used to give the full range of the analog output on pin 1 of the 12-bit DAC N1639.

The -VREF (-10 V) on N1639-17 is derived from a reference voltage stabiliser circuit, described later.

The current on output N1639-1, adjustable in steps, is applied to input pin 2 on operational amplifier N1644 which acts as a current-voltage converter. As these steps are coarse, the four least-significant bits of the digital inputs are used to feed in a small current that can be adjusted to bridge the steps. These four bits control four gates D1638, which provide current sources derived from the +5 V rail via resistors to pin 2 of operational amplifier N1641. The voltage output on N1641-6 produces a small current via R1646 which combines with the step current from the DAC.

The combined output current from N1644-6 is applied to two sample and hold gates N1642, N1643 (analog buffers), and as a DAC signal to the CRT TEXT UNIT for CURSOR control and to determine potentiometer positions on the IEEE unit. A DAC feedback signal is also applied to the N1639-18.

The analog buffers N1642, N1643 are used for holding the instantaneous values for starting the delayed time-bases.

The analog signal from the DAC is clocked into the sample and hold gate by S/HO for N1642 to give the time-base DELAY voltage: output signal ANO:

The analog signal from the DAC is clocked into the sample and hold gate by S/H1 for N1643 to give the time-base DELAY + delta t voltage: output signal AN1.

Reference voltage stabilisation

The -10 V reference voltage (-VREF) for the DAC circuit is derived from the -13 V line applied via R1654 to N1634. Part of the output on N1634-9 is fed back via the slider of preset R1653 to the operational amplifier input 5 for comparison.

The stabilised -VREF reference voltage is routed from N1634-6 to the DAC reference input N1639-4.

7.3. CIRCUIT DESCRIPTION OF CPU DIAGRAM 3.

This part of circuit diagram basically consists of databus input circuits from switch position reader latches D1623, D1624, D1626, D1627, probe input detector D1628, and databus output circuits for LCD and LED output decoding, HEF-bus outputs and potentiometer strobe signals.

Switch position readers

The microprocessor scans the switch matrix regularly using the latch enable signals RDROW- to read rows and RDCOL- to read columns. Two strobes are necessary to read the matrix: a row strobe and a column strobe to determine the row-column interconnections made by operated switches.

With no switches depressed, the rows and columns are logic high through pull-up resistors. However, during the row strobe, the columns are latched to earth and an operated switch connects an earth to its particular row.

Similarly, during the column strobe, the rows are latched to earth and the operated switch connects an earth to its particular column. The combined row and column digital signals sent to the databus give the "grid reference" of the particular switches that are operated. The circuit details are now given.

When RDROW- is active, latch D1623 applies earthens to all the columns; the column pull-up resistors are provided by resistor array R1614. Latches not activated D1626 read the rows: logic high if all switches in a column are not activated, logic low if any switches in a column are operated.

When RDCOL- is active, latch D1627 applies earthens to all the rows; the row pull-up resistors are provided by resistor array R1616. Latches D1624 read the columns; logic high if all switches in a column are not activated, logic low if any switches in a column are operated.

Probe input detector

The sensitivity of a probe connected to the A and/or B input is detected by IC D1628, controlled by a read probe signal RDPRO from the uP. Two analog inputs are provided, one for the Y channel A signal input and one for the B signal input. A current source is used to sense the resistance (i.e. probe type) of a connected probe. Each probe (x1, x10, x100) has a different resistance value. The analog values received are digitised in D1628 and fed to the databus to control the oscilloscope sensitivity read-out in the LC-displays of channel A and B.

LCD and LED decoders

When the WMEM1 signal from CPU 1 is active, latch D1604 clocks the eight databus bits to two separate ICs.

Four input data lines to D1606 (a 4 in-16 out circuit) produce seven LCD and two LED drive outputs.

Three input data lines to D1647 (a TTL/CMOS level adaptor) produce the HEF-bus signals DATA, ENSCP and SERCLK.

The POTSTR- input from CPU 1 gives via D1647/5,6 the PSTRB- signal for the Intermediate unit.

Potentiometer/impulse switch strobe signals

When the WMEM2- signal from CPU 1 is active, latch D1607 clocks the databus bits to provide three strobe signals, SELDRO, SELDR1, SELDR2 for adressing the multiplexers that are scanning the impulse switches. After level adaptation in D1611 (TTL to CMOS), four strobe signals POTO, POT1, POT2, POT3 are clocked to determine the potentiometer positions on the INTERMEDIATE UNIT

7.4. DESCRIPTION OF HEF 4094 BUS.

As stated, the three HEF-bus signals DATA, ENSCP and SERCLK are generated from the databus of the central microcomputer via level adaptor D1647. As seen Fig. 7.1., the DATA is applied serially to various printed-circuit boards of the oscilloscope via HEF4094 shift registers. Depending on the amount of functions that need to be controlled one or more HEF4094 shift registers are present per p.c.b. These shift registers are all connected in series and a very long shift register is build-up in this way. However, the serial clock signal SERCLK and the enable scope pulses ENSCP are applied in parallel to the various HEF IC's.


Data is valid on the leading edges of the SERCLK pulses when the ENSCP pulses are low.

A serial row of data bits from the central microcomputer is fed to the row of HEF4094 8-stage shift registers to switch the various functions on the p.c.b.'s. A data burst is fed in until all the shift registers are full and then it is transferred to the output buffers to activate the board functions.

Level adaptors are incorporated in the ADAPTATION UNIT to convert the $12\ V\ CMOS\ levels$ to $5\ V\ TTL$ and back.

Figure 7.1. shows the timing diagram of the HEF-bus. When the ENSCP signal is inhibited (high) data is transferred and the next low signal enables a burst of new data to be shifted in.

For the routing of the HEF-bus signals see fig. 7.2.



MAT 1645 841102

Fig. 7.1. HEF 4094-bus: configuration and input pulses




Fig.7.2. HEF 4094-bus: routing across the p.c.b.'s in the instrument




Fig. 7.3. Central processor unit, p.c.b. lay-out.




Fig.7.4. Central processor unit, circuit diagram 1.




Fig.7.5. Central processor unit, circuit diagram 2.




Fig. 7.6. Central processor unit, circuit diagram 3.

7.5 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

7.5.1	CAPACITORS

/.5.1	- (CAPACITORS		
	POSNR	DESCRIPTION	·	ORDERING CODE
	C 1601 C 1602 C 1603	CAP.SOLID ALU. CAP.SOLID ALU. CAP.TANTAL	10V 20% 33UF 10V 20% 33UF 16V 20% 6.8UF	4822 124 20945 4822 124 20945 5322 124 14069
	C 1604 C 1606 C 1607 C 1608 C 1609	CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC	-20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF 2% 100PF	4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31316
	C 1611 C 1612 C 1613 C 1614 C 1616	CAP.CERAMIC CAP.CERAMIC CAP.TANTAL CAP.TANTAL	-20+50% 10NF -20+50% 10NF -20+50% 10NF 16V 20% 6.8UF 16V 20% 6.8UF	4822 122 31414 4822 122 31414 4822 122 31414 5322 124 14069 5322 124 14069
	C 1617 C 1618 C 1619 C 1621 C 1622	CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC CAP.FOIL CAP.CERAMIC	-20+50% 10NF	4822 122 31414 4822 122 31414 4822 122 31414 5322 121 54154 4822 122 31414
	C 1623 C 1624 C 1627 C 1628 C 1629	16V 20% 6.8UF 63V 1% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF		5322 124 14069 5322 121 54154 4822 122 31414 4822 122 31414 4822 122 31414
	C 1631 C 1638 C 1639 C 1641 C 1642	330PF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	•	4822 122 31353 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
	C 1643 C 1644 C 1646 C 1648 C 1657	-20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF		4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
	C 1661 C 1662 C 1663 C 1664	10V 20% 33UF 16V 20% 6.8UF 16V 20% 6.8UF 16V 20% 6.8UF		4822 124 40963 5322 124 14069 5322 124 14069 5322 124 14069
7.5.2	I	NTEGRATED CIRCUIT	rs	•
	D 1601 D 1602 D 1603 D 1604 D 1606	INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT	P8085AH INT PC74HCT245P PEL PC74HCT373P PEL PC74HCT374P PEL HEF4028BP PEL	5322 209 50032 5322 209 11117 5322 209 11118 5322 209 11119 4822 209 10301
	D 1607 D 1608 D 1609 D 1611 D 1612	INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT	PC74HCT374P PEL PC74HCT259P PEL PC74HCT244P PEL HEF4104BP PEL PC74HCT244P PEL	5322 209 11119 5322 209 11115 5322 209 11116 4822 209 10273 5322 209 11116

	D 1613 D 1614	PC74HCT139P PC74HCT138P	PEL	5322 209 11112 5322 209 11111
	D 1616 D 1617	PC74HCT138P PC74HCT245P	PEL	5322 209 11111 5322 209 11117
	D 1618 D 1619 D 1621 D 1622 D 1623	PC74HCT244P PC74HCT244P PC74HCT132P PC74HCT04P PC74HCT244P	PEL PEL PEL	5322 209 11116 5322 209 11116 4822 209 83044 4822 209 82341 5322 209 11116
	D 1624 D 1626 D 1627 D 1628 D 1631 D 1632 D 1636 D 1637	PC74HCT244P PC74HCT244P PC74HCT244P 0Q 0044 UPD446D-2 UPD446D-2 PC74HCT374P PC74HCT374P	PEL PEL NEC NEC PEL	5322 209 11116 5322 209 11116 5322 209 11116 5322 209 11008 5322 209 81889 5322 209 81889 5322 209 11119 5322 209 11119
	D 1638 D 1646 D 1647	HEF4066BP HEF4040BP HEF4104BP	PEL PEL PEL	5322 209 10357 4822 209 10257 4822 209 10273
	N 1634 N 1639 N 1641 N 1642 N 1643 N 1644	UA723CN AD7541AJN UA741TC NE5537N NE5537N UA741TC	SIG ANA FSC SIG SIG FSC	5322 209 85889 5322 209 83292 4822 209 80617 5322 209 81729 5322 209 81729 4822 209 80617
7.5.3	RESISTO	ORS		
	R 1601 R 1602	MRS25 1% MRS25 1%	10K 10K	4822 116 53022 4822 116 53022
	R 1603 R 1604 R 1606 R 1607 R 1608	MRS25 1% MRS25 1% MRS25 1%	100K 34K8 3K48 1K 3K48	4822 116 52973 5322 116 53429 4822 116 53315 4822 116 53108 4822 116 53315
	R 1609 R 1611 R 1612 R 1613 R 1614	MRS25 1% MRS25 1% -105-103 -105-103 -105-103	21K5 3K48 10K 10K 10K	5322 116 53241 4822 116 53315 5322 111 90473 5322 111 90473 5322 111 90473
	R 1616 R 1617 R 1618 R 1619 R 1621	-105-103 MRS25 1% MRS25 1% MRS25 1% MRS25 1%	10K 1K 1K 1K 1K	5322 111 90473 4822 116 53108 4822 116 53108 4822 116 53108 4822 116 53108
	R 1622 R 1623 R 1624 R 1626 R 1627	MRS25 1% MRS25 1%	3K48 3K48 3K48 3K48 3K48	4822 116 53315 4822 116 53315 4822 116 53315 4822 116 53315 4822 116 53315
	R 1628 R 1629 R 1631 R 1632 R 1633	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	3K48 100E 590E 316E 316E	4822 116 53315 5322 116 53126 4822 116 53584 5322 116 53514 5322 116 53514
	R 1634 R 1636 R 1637 R 1638 R 1639	MRS25 1%	T	4822 116 53022 4822 116 53022 5322 116 53514 5322 116 53514 5322 116 53209
	R 1641 R 1642 R 1643 R 1644 R 1646 R 1647	MRS25 1% MRS25 1% MRS25 1% MRS25 1% VR37 5% MRS25 1%	15K4 7K5 3K83 1K1 12M 3K48	5322 116 53234 4822 116 53028 4822 116 53079 5322 116 53473 4822 110 42216 4822 116 53315



	R R R	1648 1649 1651 1652 1653	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM POTM.TRIMMER	MR25 1% MR25 1% MR25 1%	3K48 6K19 21K5 3K16 10K	5322 5322 5322	116 116 116	55367 55426 50451 50579 14066
	R R R	1654 1656 1657 1658 1659	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1%	215E 1K 100E 162E 162E	4822 5322 5322	116 116 116	55274 51235 55549 50417 50417
		1661 1662	RES.METAL FILM RES.METAL FILM		1K21 681E			54557 51233
7.5.4			SEMÍ CONDUCTORS					
	A A A A A A A A A A A A A A A A A A A	1601 1602 1603 1604 1606 1607 1608	DIODE DIODE DIODE DIODE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR DIODE	BAW62 BAW62 BAT85 BAT85 BC548B BSX20 BSX20 BAW62	PEL PEL PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822 4822	130 130 130 130 130 130	30613 30613 31983 31983 40937 41705 41705 30613
	V V V	1611 1612 1613 1614 1616	TRANSISTOR DIODE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC558B BZX79-C3V9 BC548B BC548B BC548B	PEL PEL PEL PEL PEL	4822 4822 4822 4822	130 130 130 130	44197 31981 40937 40937 40937
		1618	DIODE, REFERENCE					34233
7.5.5			MISCELLANEOUS					
	S	1601 1602 1603	PLUG,ADAPTER PLUG,ADAPTER PLUG,ADAPTER	BLUE BLUE BLUE		5322	263	50107 50107 50107
1	G	1601	CRYSTAL	6000,000KHZ		4822	242	70392

CRT TEXT UNIT

CRT TEXT UNIT	8
CONTENTS	
8. CIRCUIT DESCRIPTION OF CRT TEXT UNIT. 8.1. Circuit description of diagram 1. 8.2. Circuit description of diagram 2. 8.3 Parts list	8-1 8-1 8-2 8-11
FIGURES	
8.1. CRT text unit, p.c.b. lay-out.8.2. CRT text unit, circuit diagram 1.8.3. CRT text unit, circuit diagram 2.	8-6 8-8 8-9

8. CIRCUIT DESCRIPTION OF CRT TEXT UNIT.

The CRT text unit provides separate microprocessor control of the alphanumeric text that appears on the screen read-out, the circuits being located on the circuit diagrams CRT text 1 and CRT text 2.

8.1. CIRCUIT DESCRIPTION OF DIAGRAM (See fig.8.2.)

This diagram basically consists of IC D8201, a 8085 microprocessor, identical to the central uP, an 8155 random-access memory, programmable input, output port/14 bit counter combination, D8202, a program memory (PROM) D8204, input data latches D8206, D8207, D8208, a latch write decoder circuit with D8213, D8214 and a latch read decoder circuit with D8212.

Text microprocessor

The text microprocessor D8201 is identical to the central microprocessor and operates as described for the CPU UNIT. The 16 address lines are also divided into two groups; address lines AO to A7 are decoded from eight address/data bidirectional lines ADO to AD7 by decoding latch D8203, controlled by ALE (adres latch enable). The 6 MHz clock is internally divided to produce a 3 MHz signal (CLK1) on D8201-37. This is further divided in 7-bit counter D8209 to give a 23.4375 kHz TIME IN signal (CLK2) to RAM D8202.

Random access memory/input, outputport/14 bit counter. D8202 further divides the CLK2 input D8202-3 by two to give a TIME OUT 14-bit counter output on D8202-6, which is inverted by D8211/3 to form the RST6.5 signal.

The bidirectional address-databus enables CRT text information to be read and written into the RAM, controlled by RD- and WR-signals. The RAM is enabled by address lines Al4, Al5 via the NAND gate D8211-6.

D8202 produces the following signals:

- SELO, SEL1, SEL2 for multiplexers on the X/Z AMPLIFIER. Only two text sentences are normally needed at a time, except for service mode or warnings where the full screen is written on.
- DSPL- to start text time-bases (on CRT text diagram 2).
- MULT-: this signal is applied to the reset input of flipflop D8221 on diagram 2. If the signal is low, the text unit works in multitrace mode: several X-sweeps (lines) are generated. This is necessary to write text. If the signal is high, only two X-sweeps are generated. These sweeps are used to write two cursor lines.
- BLANK: this signal is applied to one input of nand-gate D8228/8, 9, 10. If the signal is low the display is blanked. This happens during switching-over between text and signal display.
- SELPG: this "select page" signal is used to select two pages in the video-RAM D8237. This signal is normally high: as a result page 1 is selected. Page 0 (SELPG low) is normally not used.

The text intensity signal TXT INT from the CPU is routed to an input port of D8202 via transistor V8223 to give a TXT OFF signal when the TXT INT input is low.

Program memory

The erasable PROM D8204 is a program read-only memory served by address lines AO to Al, and controlled by the RD- signal when the chip enable signal CEROM- is active.

The memory capacity is preset for 64 kbyte by switch S8201.

Input data latches

Input data from the CPU central microprocessor is received on lines EXDO to EXD7.

These input data lines provide the inputs to the three latches D8206, D8207, D8208.

Each 8-bit latch can be written into by the central uP under the control of its own write enable signal, WPO-, WP1-, or WP2-, generated by the latch write decoders D8213, D8214.

Each 8-bit latch can be read to the CRT TEXT UNIT under the control of its own read enable signal, RDCPU0-, RDCPU1- or RDCPU2-, generated by the latch read decoder D8212.

Latch write decoder

The latch write decoder uses the CPU signals EXA14, EXA15, EXIO/M, EXA11, EXA12, EXWR-, EXAO and EXA1 to address the CRT TEXT UNIT. These signals are applied to the D8213 and D8214 decoders in cascade to make one of three write signals active, WPO-, WP1- or WP2-, one for each latch.

When the last latch, D8208, is filled, WP2- goes high and gives a high input to NAND gates D8211 (wired as a set/reset flip-flop) to give a READY- signal to the input port of D8202, D8202-39, to say that data is ready to be taken in, and also to the central microprocessor on the CPU UNIT.

Latch read decoders

The latch read decoder uses addresses generated by the text microprocessor to read the latches.

Addresses A14, A15 controlled by the IO/M signal provide inputs for D8212 to generate the chip enable signal CEROM- for the program memory input D8204-20. Output D8212-6 is fed to NOR gate D8216-2 where it is used together with the RD- input as an enable input D8212-15. It controls addresses A0, A1 to provide three read signals, RDCPU0-, RDCPU1- or RDCPU2-, one for each latch if the uP is ready (READY-) to receive the text.

When the last latch, D8202 is read, flip-flop D8211 is reset by RDCPU2-.

8.2. CIRCUIT DESCRIPTION OF DIAGRAM 2 (See fig.8.3.)

This circuit diagram basically consists of a cascaded 16-bit counter, D8222, D8223, D8224, D8226, which generates the X line and Y frame sweeps for the text raster and controls a multiplexer, D8232, D8233, D8234, D8236. This multiplexer addresses a video RAM, D8237, which receives its information from the microprocessor via a latch, D8238. The text in the video RAM is in ASCII characters and these are latched by D8239 into a character generator, EPROM D8241. The 8-bit parallel outputs are fed into a shift register, D8242, which supplies a serial output to the Z control output. A 4-bit counter,

supplies a serial output to the Z control output. A 4-bit counter, D8231, provides hold-off at end of X line sweep to cut-off X and to give Z blanking.

A 6 MHz oscillator, gives a clock output D8218-8 to control the shift register and the 16-bit counter.

The text Y output is controlled via gates D8219 and flip-flop D8217. These various circuit functions are now described in greater detail.

The text Y sweep
The DSPL- signal from the text RAM (on CRT text diagram 1) is applied
to flip-flop reset input D8217-13 to give a low output on D8217-3
transferred when a low clock signal is received from gates D8219. By
applying the most-significant bits of the 16-bit counter (Q14, Q15) to
NAND gate D8219, a low output from D8217-3 is designed to occur after
the end of a Y sweep. This Y- signal is routed to the X/Z AMPLIFIER to
restart the Y sweep.

The text X sweep
The 6 MHz oscillator consists of a 12 MHz X-tal controlled oscillator around V8206. D8221 divides the 12 MHz signal two times so that a 6 MHz square wave is available. This provides a clock signal (CLK) for the 16-bit counter (and for the shift register, described later), which uses the DSPL- as a master reset signal. The CLK signal provides an increment approximately every 160 ns. A cascade command is given to the next counter when a 4-bit counter is in state 15. With 256 counter states per X line, the end of line is reached at output D8223-15. This end of line output also changes over a flip-flop D8228 to provide an input command to counter D8231-7 which starts at the end of each X line. This provides a hold-off of 16 clock-pulses between X sweeps. During hold-off, a high output on D8231-13 is applied via two inverters D8229-13, D8229-10, to cut off the X- output signal between each text line.

A low MULT- input to the reset of flip-flop D8221 results in repeated X sweeps. At triggering by X-, the flip-flop procuces a high output on D8221-6, which means that with D8219-3 at logic high during a Y sweep the NAND gate D8219-6 output is held low.

Consequently, the inverted signal (high) prevents triggering of flip-flop D8217-12 at the end of an X sweep.

Counter output D8231-13 also provides a trace blanking signal during hold-off via NOR gate D8229-1 and NAND gate D8228-8 to the Z AMPLIFIER. NOR gate D8229-1 is also controlled by a serial QZ signal from the shift register to provide unblanking for the character dots when writing text.

Generating the text characters

The previous sections have described the necessary XY timing signals that are routed to the X/Z AMPLIFIER to produce a raster on the screen by controlling linear sawtooth deflection voltages. The following sections explain how characters are written on to this blank raster. As in television the text characters are superimposed on the raster by video signals that modulate the trace spot intensity. In this case, character writing is achieved by unblanking the Z amplifier at various spots along each line where the characters occur.

Each character is formed by an 8×8 matrix and there is the possibility of 32 characters per line (i.e. $8\times32=256$ points per line. As the screen is scanned line by line, a "character line" (8 lines) will be represented by $256\times8=2048$ points. A full screen can accommodate 17 "characters lines" (i.e. $2048\times17=34816$ points. It follows therefore that all the 16-bit counter output bits Q0 to Q15 are necessary for character writing:

- bits Q0 to Q7 are used to represent the 256 points along a complete line.
- bits Q8, Q9, Q10 represent the 8-line character format and decide which of the eight lines is to be displayed,
- bits Q11 to Q15 represent the 17 "character lines" and decide which of these is to be displayed.

Multiplexer

Counter output bits Q3 to Q7, Q11 to Q15 are applied as input signals to the multiplexers D8233, D8234, D8236. Alternatively, addressbits from the uP are applied depending on the state of the CERAM-signal. When CERAM- is high, the counter outputs address the inputs of the video RAM via the multiplexer.

When CERAM- is low, the uP addresses the VIDEO RAM and data from the uP is written into the video RAM via the multiplexer.

Multiplexer D8232 uses the RD- and CERAM- signals to enable the video RAM.

Video RAM

As described, the multiplexer provides inputs for the video RAM D8237 with either addresses from the uP or positional Q-bits from the counter. When the read input D8237-21 is active, data is loaded into the video RAM from the uP ADO to AD7 lines via the bidirectional latch D8238. The text in the video RAM consists of ASCII characters. When a command is given to write a character this information is generated as 8 bits to the latch D8239, where it is passed after a time delay to (for synchronisation purposes) to address the character generator.

Character generator

The character generator D8241 consists of a 4 kbyte EPROM, addressed by 12 bits:

- eight bits from the video RAM addressing the character to be generated,
- three bits, Q8 Q10, representing lines 0 7 for the character (defining character height),
- an enable bit (EN).

The character codes generated are clocked as parallel outputs to the shift register.

Shift register

The character parallel inputs to shift register D8242 are read out in serial form, controlled by the CLK output D8218-8 of the 6 MHz oscillator. Counter bits Q0, Q1, Q2, connected via NAND gate D8227-6 give a matrix address every 8 counter pulses on D8242-15 (defining character width). The serial output QZ is routed to NOR gate input D8229-3 to provide the required blanking/unblanking Z control for text display.

Display sequence

The time during which the text is displayed represents a break in the normal oscilloscope signal trace. Normally this break only represents two character lines at the top of the screen and as the signal trace is repetitive, the break is distributed over different parts of the trace. It is therefore generally overwritten and only gives little disturbance of the signal.

However, when the full display area is used, for text during a service routine and for the 50-ohm overload warning, a large part of the signal is cut-off and the light intensity is somewhat reduced.




Fig. 8.1. CRT text unit, p.c.b. lay-out.




Fig. 8.2. CRT text unit, circuit diagram 1.




Fig. 8.3. CRT text unit, circuit diagram 2.

8.3 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

\sim	Α 1	C171677070
×	.3.1	CAPACITORS

8.3.2

_			
POSNR	DESCRIPTION		ORDERING CODE
C 8201	CAP.TANTAL	16V 20% 6.8UF	5322 124 14069
C 8202	CAP.CERAMIC	2% 220PF	4822 122 30094
C 8203	CAP.CERAMIC	2% 220PF	4822 122 30094
C 8217	CAP.SOLID ALU.	10V 20% 33UF	4822 124 20945
C 8222	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8223	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8224	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8226	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8227	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8228	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8229	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8231	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8232	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8233	CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8234	CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC CAP.CERAMIC	-20+50% 10NF	4822 122 31414
C 8236		-20+50% 10NF	4822 122 31414
C 8237		-20+50% 10NF	4822 122 31414
C 8238		-20+50% 10NF	4822 122 31414
C 8239		-20+50% 10NF	4822 122 31414
12344678912344678912344678912000000000000000000000000000000000000	CAP.CERAMIC	-20+50% 10NF -20+50% 10NF	4822 122 31414 5322 122 50086 5322 122 50087
.]	INTEGRATED CIRCU		
D 8201	INTEGR.CIRCUIT	P8085AH INT	5322 209 50032
D 8202	INTEGR.CIRCUIT	P8155H INT	5322 209 10526
D 8203	INTEGR.CIRCUIT	PC74HCT373P PEL	5322 209 11118
D 8206	INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT	PC74HCT374P PEL	5322 209 11119
D 8207		PC74HCT374P PEL	5322 209 11119
D 8208		PC74HCT374P PEL	5322 209 11119
D 8209		HEF4024BP PEL	4822 209 10253
D 8211	INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT	PC74HCT00P PEL	5322 209 11105
D 8212		PC74HCT139P PEL	5322 209 11112
D 8213		PC74HCT139P PEL	5322 209 11112
D 8214		PC74HCT139P PEL	5322 209 11112
D 8216		PC74HCT02P PEL	5322 209 11106

	I	821 821 821 821 822 822	8 I 9 I 1 I	NTE NTE	EGR EGR EGR	. C	IRC IRC IRC	TIU TIU TIU TIU	N N P	0741 741 741 074	F13 F0(4H(32N N CT7	41		PE SI SI PE	G G L	נתנשנט	32 32 32 32	2 2	21	09 09 09	8 8 1	33 19 11	542 508 109
	I I	822 822 822 822 822 822	4 II 6 II 7 II	NTE NTE	EGR EGR EGR	. C:	ERC ERC	TIU TIU TIU	7 7 P	4F] 4F] 674	163 163 4HC	SAP SAP CT1	COF		FS FS PE	C	55	32 32 32 32	2 2	212	09 09 09	8 8 1	33 33 11	43 43
	D	8223 8233 8233 8233 8233	1 I 2 I 3 I	11E 11E	GR GR GR	. C1	RC RC RC	TIU TIU TIU TIU	76 Pi	C74 4F1 C74 C74	163 1110 1110	AP T2	C 57 57	P	PE	Č L L	5 5 5	32 32 32 32 32	2 2 2	2020	9	8 1 1	33 11 11	14
	D D	8236 8237 8238 8238 8239	7 IN B IN 9 IN	1TE	GR GR GR	. C1 . C1 . C1	RC RC	TIU TIU TIU TIU	UI Po Po	C74 C74 C74 C74	446 4HC 4HC	D- T2	2 45 74	p P	NE PE PE	C L L	5 5 5	32 32 32 32 32	2 2 2	20	39 39	8 1 1	18 11 11	89
8.3.3			RES	ISI	ror	S																		
	R R R	8201 8202 8203 8204 8205	RES RES	M. 6	ET.	AL AL	FI	LM LM	MR: MR: MR:	25 25		1	% % %		0K 83 1K 1K		48 53 48 48 53	22 22	1 1 1	16		54. 51. 51.	58 23 23	9 5
	RRR	8206 8207 8208 8209 8211	REI PO REI REI	. MT 1. 2	TR IET IET	INN AL AL	1ER FI	LM LM	MR: MT! MR: MR: MR:	P10 2 5 25	0	20			5E 1K 1K 1K		48 48 48	22 22 22 22 22 22	1 1 1	10.10	0 5 5	10 51 51	35 23 23	5 5 5 5
	R R R	8212 8264 8266 8267 8268	RES RES RES	1.6 1.6	ET ET	AL AL AL	FI FI FI	LM LM LM	MR: MR: MR: MR: MR:	25 25 25		1		1 3%	1K 0K 0K 83 83		48 48 48 53	22 22	1111	16	5		25 25 58	3
	R	8269 8272 8273	RES	6.M	IET.	AL	FI	LH	MR: MR:	S 2 5		1		21	83 5K 1K		53 53 48		1	16			12	5
8.3.4			SEM	I	CON	DU(CTC	RS																
	٧	8201	DI	ade	Ξ				BAI	N62	2			P	EL		48	22	1	.31	3	30	61	. 3
	٧	8202 8203 8205 820 6		ANS		TOP			BC:	548	SB			P	EL EL		48 48	22 22 22 22	1	31	0	40 31	93 98	3
8.3.5			MISC	EL	LAN	VEO	US																	
	G8	201	Crys	ta	1	12	MH2	z									53	22	2	42	2 '	714	44	4

IEEE 488 BUS UNIT



IEEE 488	8 BUS UNIT	9
CONTENTS	<u>s</u>	
9.1. Cir	RCUIT DESCRIPTION OF IEEE 488 BUS UNIT. rcuit description of diagram 1 (digital part) rcuit description of diagram 2 (analog part) rts list	9-1 9-1 9-2 9-11
FIGURES		
9.2. IEE	EE 488 bus unit, p.c.b. lay-out. EE 488 bus unit, circuit diagram 1 (digital part) EE 488 bus unit, circuit diagram 2 (analog part)	9-5 9-8 9-9

9. CIRCUIT DESCRIPTION OF THE LEEE 488 BUS UNIT.

The IEEE-unit is an option that enables the oscilloscope to communicate externally with other instruments in a IEEE-bus system. It consists of two circuit diagrams, a digital part and an analog part. As the IEEE is an option, its operating details are not described in detail. For further information, refer to the relevant IEEE operating manual.

9.1. CIRCUIT DESCRIPTION OF DIAGRAM 1 (See fig.9.2.)
This digital part of the unit mainly consists of a IEEE control uP
D8001, two buffers D8002, D8003, a read-only memory D8004 containing
the IEEE instructions and a write register to control the analog
part.

IEEE control uP and buffers

The IEEE control uP receives external data from the central uP on the bidirectional databus EXDO to EXD7, controlled by EXRD- (read) and EXWR- (write) commands (when the remote facility is available). The lines are also used to read in data from the memory, D8004 and the write into registers D8008 used for controlling the analog part. Another bidirectional port connects with buffer D8002 to form the external "multiline message" databus to the IEEE cable, controlled by the data valid "handshake" signal DAV on D8001-36.

The IEEE control is synchronised with the central uP clock by an EXCLK-input D8001-3.

The address lines EXAO, EXAl and EXA2 on pins 21, 22 and 23 access eight internal registers that determine listener, talker and control communication modes.

Three bidirectional control lines connect to buffer D8003. This produces the five "RAISE"interface management bus lines:

REN - remote enable

ATN - attention

IFC - interface clear

SRQ - service request

EOI - end or identify

It also buffers the other two "handshake" lines NRFD (not ready for data) and NDAC (not data accepted) that together with the DAV signal control the exchange of data bytes between instruments.

Read-only memory

The read-only memory D8004 is switched for 16-kbyte capacity. It is addressed by the external address bus-lines EXAO to EXA12 from CPU 1 circuit diagram, controlled by the EXRD- signal, and the CEROM-signal decoded from the EXA14, EXA15 and EXIO/M- addresses at output D8006-5. Together with the EXA11 and EX12 addresses an output from D8006-7 is used to decode a chip select signal CEIEC- on D8006-12 for the IEEE control uP.

Write Register for control of analog part of the IEEE-unit. The EXA addresses decoded by D8006 also produce a signal on D8006-11. Together with the EXWR- signal this enables the write register via NOR gate and inverter D8007. In write register D8008, the inputs EXDO to EXD7 provide the following outputs for controlling the analog part:

- MUXO to MUX3 for multiplexer reading of potentiometer positions.
- S/H (sample and hold) selection
- D (data)
- EO, El output switch selection for potentiometers.

9.2. CIRCUIT DESCRIPTION OF DIAGRAM 2 (See fig. 9.3.)

If the IEEE unit is installed, the analog part of it is added between the potentiometers on the intermediate unit (voltage range 0....10 Volt) and the circuits that are controlled by these potentiometers. These circuits are located on the signal unit, time base and final Y amplifier.

The analog IEEE part has the following functions:

- Selection between local (potentiometer voltage) operation or remote operation (voltage from a sample and hold gate) for every potentio-meter function. This selection is done by means of multiplexers.
- Detection by the CPU of the position of a certain potentiometer (in advance manually adjusted). This potentiometer position is digitised by the CPU. This is achieved by comparing the potentiometer voltage (between 0....10 Volt) with a sawtooth signal DAC from the CPU. The comparison is done in comparator N8013.

The comparator

The potentiometer position analog signals from the INTERMEDIATE UNIT on connector X8001 are selected separately in multiplexer D8009, controlled by the MUXO to MUX3 signals from the digital IEEE unit via a 5 V to 12 V level adaptor D8011.

The selected output on D8009-1 is read into comparator N8013. Each voltage is compared in N8013 with a DAC staircase generator (on the CPU 2 circuit diagram) to determine its value. When the values are equal, a COMP signal is fed back to the CPU to stop the DAC. The uP starts the DAC at 0000 and generates a sawtooth voltage which is compared with the potentiometer slider voltage. When the sawtooth reaches the potentiometer voltage the DAC stops and the COMP output is routed to the central uP to indicate the position. The maximum position is indicated by the four-bit code 1111.

The sample and hold gates

The DAC value from the CPU, applied via R8007 to the common inputs (pin 3) of the sample and hold gates N8018-N8036, is therefore equivalent to the particular potentiometer voltage. This DAC voltage is clocked into a selected S & H gate by one of the signal addresses S0 to S14. The signal addresses S0 to S14 for the sample and hold gates are decoded in D8014 from four address lines at CMOS level, derived from the MUXO to MUX3 inputs to D8011.

The two-position multiplexers.

The output from a sample and hold gate is connected to one input of a two-position multiplexer, D8037, D8038, D8039, D8041, D8042. For example, the output N8036-5 (SH14) is connected to input pin 5 of multiplexer D8042.

The other input is connected to its potentiometer position input signal; in this example, pin 3 connected to the slider of the potentiometer (connector X8001-19).

Each two-position multiplexer can be switched by a signal (PO to X POS P14), stored in addressable latches D8016 or D8017 after level adaptation in TTL/CMOS adaptors D8012 or D8011 respectively; e.g. for X POS, the control signal is P14, stored in D8017 under control of the D (data) signal.

The outputs of the multiplexers are connected to the relevant analog oscilloscope circuits; e.g. HOLD OFF to TIME-BASE, or TSA (trace separation analog) to FINAL Y AMPLIFIER, etc.
This means that these analog oscilloscope functions receive their d.c. voltage from the sample and hold gate when the function in remote operation or from the potentiometers in local mode. If the IEEE-unit is not installed, the potentiometer position signals on connector X8001 are directly connected to the analog oscilloscope circuits via connector X8002.




Fig. 9.1. IEEE 488 bus unit, p.c.b. lay-out.




Fig. 9.2. IEEE 488 bus unit, circuit diagram 1 (digital part)

ADORESS DECOOER

SAMPLE & HOLO

SAMPLE & HOLO
GATES
M8018

Fig. 9.3. IEEE 488 bus unit, circuit diagram 2 (analog part)

[D]: OPTIONAL IEEE 488 BUS

TSA[0]

MOTHER BOARD SIGNAL UNIT A1511

9.3 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

9.3.1 CAPACITORS

POSNR DESCRIPTION		ORDERING CODE
C 8001 CAP.CERAMIC C 8002 CAP.CERAMIC C 8003 CAP.CERAMIC C 8004 CAP.FOIL C 8006 CAP.FOIL C 8007 CAP.FOIL C 8009 CAP.FOIL C 8011 CAP.FOIL C 8012 CAP.FOIL C 8012 CAP.FOIL C 8014 CAP.FOIL C 8015 CAP.FOIL C 8016 CAP.FOIL C 8017 CAP.FOIL C 8017 CAP.FOIL C 8018 CAP.FOIL C 8018 CAP.FOIL C 8019 CAP.FOIL C 8019 CAP.FOIL	2% 100PF 2% 100PF 10% 1NF 63V 1% 10NF 63V 1% 10NF	4822 122 31316 4822 122 31316 4822 122 30027 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154 5322 121 54154
C 8022 C 8023 C AP. FOIL C 8023 C CAP. TANTAL C 8024 C AP. CERAMIC C 8027 C AP. CERAMIC C 8028 C AP. CERAMIC C 8029 C AP. CERAMIC C 8031 C AP. CERAMIC C 8032 C AP. CERAMIC C 8033 C CAP. CERAMIC C 8034 C CAP. CERAMIC C 8035 C CAP. CERAMIC C 8036 C CAP. CERAMIC C 8037 C AP. CERAMIC C 8038 C CAP. CERAMIC C C 8037 C CAP. CERAMIC C C 8041 C CAP. CERAMIC C C 8042 C CAP. CERAMIC C C 8043 C CAP. CERAMIC C C 8044 C CAP. CERAMIC C C 8045 C CAP. CERAMIC C C 8046 C CAP. CERAMIC C C 8047 C CAP. CERAMIC C C 8048 C CAP. CERAMIC C C 8048 C CAP. CERAMIC C C 8049 C C 8051 C CAP. CERAMIC C C 8057 C CAP. CERAMIC C CAP. CERAMIC C 8058 C CAP. CERAMIC C C CAP. CERAMIC C CAP. CERAM	10 NF F F F F F F F F F F F F F F F F F F	5322 124 54169 4822 124 1414 4822 122 31414

9.3.2

9.3.3

```
4822 122 31414
4822 122 31414
 C 8069
          CAP. CERAMIC
          CAP. CERAMIC
                              -20+50%
  8071
                                         10NF
                                                      4822 122 31414
                              -20+50%
                                         10NF
          CAP.CERAMIC
 C
   8072
                              -20+50%
                                         10NF
                                                      4822 122
                                                                31414
   8073
          CAP.CERAMIC
          CAP. CERAMIC
                              -20+50%
                                         10NF
                                                      4822
                                                           122
                                                                31414
 C
   8074
                                                      4822 122
          CAP. CERANIC
                              -20+50%
                                         10NF
                                                                31414
 C
   8076
                              -20+50%
                                                      4822
                                                            122
          CAP. CERAMIC
                                         10NF
                                                                 31414
   8077
                                                      5322 122 32818
4822 122 31414
                                  īŏ%
                                        2.2NF
   8099
                                                           122
                                                                31414
                              -20+50%
                                         INNE
   8078
          CAP. CERAMIC
                                                      4822 122
4822 122
                                         10NF
                                                                31414
   8079
                              -20+50%
          CAP.CERAMIC
          CAP.CERANIC
                              -20+50%
                                         10NF
                                                                31414
   8081
                                                      4822 122
          CAP. CERAMIC
                              -20+50%
                                         IONF
                                                                31414
   8082
 C
                                                      4822 122
          CAP. CERAMIC
                              -20+50%
                                         10NF
   8083
                              -20+50%
                                         10NF
                                                      4822 122 31414
          CAP.CERAMIC
 C
   8084
                                                      4822 122
                                                                31414
   8036
          CAP. CERAMIC
                              -20+50%
                                         IONE
                                         10NF
                                                      4822 122
          CAP. CERAMIC
                              -20+50%
                                                                31414
   8087
                                                      4822 122
4822 122
          CAP. CERANIC
                              -20+50%
                                         LONF
                                                                31414
   8038
   8089
          CAP.CERAMIC
                              -20+50%
                                         LONF
                                                                31414
                              -20+50%
                                         10NF
                                                      4822 122 31414
 C 8091
          CAP.CERAMIC
        INTEGRATED CIRCUITS
                                                      5322 209 81264
                                           INT
                             P8291A
 D 8001
          INTEGR. CIRCUIT
                            P8293
                                          INT
                                                     5322 209 81265
n 8002
          INTEGR. CIRCUIT
                                                     5322 209 81265
                            P8293
                                          THT
  8003
          INTEGR.CIRCUIT
          INTEGR.CIRCUIT
                            N74LS139N
                                         SIG
                                                     5322 209 85839
  8006
                            N74LS02N
                                          SIG
                                                     5322 209 85312
D 8007
          INTEGR. CIRCUIT
          INTEGR.CIRCUIT
                            SN74LS374N
                                          T.I
                                                     5322
                                                           209
                                                               85869
D
  2002
          INTEGR. CIRCUIT
                            HEF4067BP
                                          PEL
                                                     5322
                                                           209 14513
D
  2009
                            HEF4104BP
                                          PEL
                                                     4822
                                                           209
                                                               10273
          INTEGR. CIRCUIT
D
  8011
                                                     4822
                                          PFL
                                                           209 10273
                            HEF4104BP
D
  8012
          INTEGR. CIRCUIT
                                                     5322 209
                                          PEL
                                                               14051
          INTEGR. CIRCUIT
                            HEF4514BP
  8014
D
  8016
          INTEGR.CIRCUIT
                            HEF4724BP
                                          PEL
                                                     4822
                                                           209
                                                                10316
                                                     4822 209 10316
5322 209 14121
                            HEF4724BP
                                          PEL
  8017
          INTEGR. CIRCUIT
D
          INTEGR. CIRCUIT
                            HEF4053BP
                                          PEL
  8037
n
                                                     5322
                                                           209
                                                                14121
          INTEGR.CIRCULT
                            HEF4053BP
                                          PEL
D
  8038
                            HEF4053BP
                                          PEL
                                                      5322
                                                           209
                                                                14121
D
  8039
          INTEGR.CIRCUIT
                                                     5322 209 14121
5322 209 14121
                            HEF4053BP
                                          PEL
D
  8041
          INTEGR. CIRCUIT
                                          PEL
                            HEF4053BP
  8042
          INTEGR. CIRCUIT
                            UA741CN
                                                     5322 209 83267
N 8013
         INTEGR. CIRCUIT
                                          SIG
          INTEGR. CIRCUIT
                            NE5537N
                                          SIG
                                                     5322 209 81729
  8018
          INTEGR. CIRCUIT
                            NE5537N
                                          SIG
                                                     5322
                                                           209 81729
  8019
                            NE5537N
  8021
          INTEGR.CIRCUIT
                                          SIG
                                                     5322 209 81729
N
                            NE5537N
                                                     5322 209 81729
  8022
         INTEGR.CIRCUIT
                                          SIG
N
                            NE5537N
                                                     5322
                                                          209
                                          SIG
                                                               81729
  8023
          INTEGR. CIRCUIT
                                          SIG
                                                     5322 209 81729
                            NE5537N
  8024
         INTEGR. CIRCUIT
N
  8026
          INTEGR. CIRCUIT
                            NE5537N
                                          SIG
                                                     5322 209 81729
                                                     5322 209 81729
5322 209 81729
  8027
          INTEGR.CIRCUIT
                            NE5537N
                                          SIG
         INTEGR.CIRCUIT
                            NE5537N
                                          SIG
  8028
N
                                          51G
                                                     5322 209
                                                               81729
  8029
         INTEGR.CIRCUIT
                            ME5537N
  8031
                            NE5537N
                                          SIG
                                                     5322
                                                           209
                                                               81729
         INTEGR.CIRCUIT
N
                            NE5537N
                                                     5322
         INTEGR.CIRCUIT
                                                           209
                                                               81729
                                          SIG
  8032
                                                     5322 209 81729
         INTEGR.CIRCUIT
                            NE5537N
                                          SIG
  8033
                                                     5322
                                                           209 81729
  8034
         INTEGR. CIRCUIT
                            NE5537N
                                          SIG
  8036
         INTEGR. CIRCUIT
                            NE5537N
                                          SIG
                                                     5322 209 81729
        RESISTORS
                           MR25
                                          1K
R 8001
         RES. METAL FILM
                                     1%
                                                     4822 116 51235
         RES.METAL FILM
                           MR25
                                          1K
                                                     4822
  8002
                                     1%
                                                          116 51235
                                                          116 50579
                           MR25
                                     1%
                                        3K16
                                                     5322
         RES.METAL FILM
  8003
                                                     4822 116 51235
4822 116 51252
                           MR25
                                     1%
R
 8004
         RES.METAL FILM
                                          1K
R
 8006
         RES.METAL FILM
                           MR25
                                     1%
                                        6K81
                                                     4822 116 51235
 8007
         RES.METAL FILM
                           MR25
                                     1%
                                          1K
                           MR25
                                     1% 1K21
R 8008
         RES.METAL FILM
                                                     5322 116 54557
```

-20+50%

10NF

9.3.4 SEMI CONDUCTORS

V 8001 DIODE, REFERENCE BZX79-C4V7 PEL 4822 130 34174 V 8002 DIODE, REFERENCE BZX79-C5V1 PEL 4822 130 34233

9.3.5 MISCELLANEOUS

\$ 8001 PLUG, ADAPTER BLUE 5322 263 50147

VERTICAL ATTENUATOR UNIT

CONTENTS

10. CIRCUIT DESCRIPTION OF VERTICAL ATTENUATOR UNIT. 10.1. Introduction	10-1
10.2. Circuit description of the signal part of the HF attenuator unit.	10-1
10.3. Circuit description of the LF attenuator unit.	10-2
10.4. Circuit description of auxiliary circuits on the HF attenua	tor
unit.	10-2
10.5. Parts list	10-12
FIGURES	
10.1. HF attenuator unit, p.c.b. lay-out.	10-5
10.2. HF attenuator unit, circuit diagram.	10-8
10.3. LF attenuator unit, circuit diagram.	10-9
10.4. LF attenuator unit, p.c.b. lay-out.	10-11

10. CIRCUIT DESCRIPTION OF VERTICAL ATTENUATOR UNIT.

10.1 INTRODUCTION

The A and B channel attenuators are identical: so only A is described. Every attenuator unit consists of two printed circuit boards:

- the h.f. attenuator unit
- the 1.f. attenuator unit
- 10.2 CIRCUIT DESCRIPTION OF SIGNAL PART OF THE HF ATTENUATOR UNIT (See fig.10.2).

The input from the Y BNC connector (A or B) divides into five paths: - three identical a.c.-coupled h.f. signal paths with different capacitive attenuation factors.

- a 50-ohm termination path.
- a direct-coupled signal path to the 1.f. attenuator unit.

The h.f. signal paths and the 50-ohm termination are selected by the contacts of reed relays mounted on the l.f. unit and controlled by buffer D6903. This buffer is controlled by the HEF-bus IC D7001) on the adaptation unit.

Dealing first with the 50-ohms termination, the reed relay contact connects the input signal across 50-ohms (an array with two 100-ohm resistors connected in parallel to earth). The array includes a temperature sensor which activates a temperature-sensing circuit N6803 if the input signal exceeds 5 V.

The three h.f. paths are a.c.-coupled via C6801 (0.01x range), C6809 (1x range) and C6814 (0.1x range), which form part of the RC attenuators. The attenuator stages are each followed by a FET impedance converter stage (V6806 in the 1x path). A diode clipper in the gate circuit of the two lower ranges protects the input source follower of the impedance converter from excessive input voltages. The impendance converter is switched by a PNP transistor (V6807) in its drain circuit. A +5 V switches it off and a +4.2. V switches it on. The signal is then coupled via a diode (V6812) to transistor V6829, part of a summation stage (where also the 1.f. signal is added). When "0" coupling is selected, transistor V6828 takes over the current normally drawn by one of the coupling diodes (V6811 or V6812) in the h.f. path. This serves to maintain the circuit in d.c. balance. The gain of the summation stage is determined by the ratio of its collector resistance to its emitter resistance, Rc.

In the xl position, the collector resistance of V6829 is R6851 + (R6850/R6853), switched by V6819,

In the x5 position, used for the 2mV, lmV/div, the collector resistance of V6829 is R6863 + R6852 + (R6853//R6854), switched by V6822. In the x5 position the bandwidth of the summation stage is reduced.

Switching is achieved by the logic level applied to the base of V6826; -1 V selects the xl range, +5 V selects the x5 range.

The output signal from the summation stage V6829 and V6833 is routed to the output amplifier with V6837 and V6839. The output signal from this amplifier is routed to the signal unit via a coaxial cable. A part of the output signal is routed to the feedback loop on the 1.f. attenuator unit.

CIRCUIT DESCRIPTION OF THE LF ATTENUATOR UNIT (see fig.10.3.)
The 1.f. or d.c. path is chosen by the AC/DC reed relay switch
contact. When "O" input coupling is chosen, the FET switch V6904 is
switched off by a NUL- (-10 V) signal on its gate.
The signal on the d.c. path is fed to the operational amplifier N6901
together with the d.c. input (via R6909)
Any difference in the comparator is applied to the summation stage
consisting of V6836, V6833 and V6829 on the HF unit. Note that when
added, the h.f. signal and the l.f. and d.c signal shown at the
summation stage form a reconstituted version of the square-wave
applied to the input.

Feedback capacitors in the operational amplifier N6901 ensure that the frequency response of the d.c. path matches that of the a.c. path. Feedback capacitor C6906 is always in circuit. The feedback capacitors C6907 and C6908 are switched into the circuit by the FET-switches V6906 and V6907. In the x0,1 attenuation position C6906 and C6907 are in circuit. In the x0,01 attenuation position C6906, C6907 and C6908 are all in circuit as feedback capacitance. The connection between the inverting input of operational amplifier N6901 and the output of the attenuator unit is made via a network of switcheable feedback resistors. The amount of resistors switched into the circuit by FET-switches depends on the attenuator setting.

The feedback resistance networks are:

xl : R6909 (always in circuit)

x0.1: R6909, R6914, R6911, R6912, switched by V6911

x0.01: R6909, R6914, R6911, R6912, R6913 switched by V6911 and

V6913.

In the x5 gain increase position, resistor R6916 in the feedback circuit is switched to earth by V6908 to provide the necessary correction.

10.4 CIRCUIT DESCRIPTION OF THE AUXILIARY CIRCUITS ON THE HF ATTENUATOR (See fig.10.2)

There are three auxiliary circuits:

- Multiplexer D6801 for h.f. attenuator switching

- Window discriminator for 50 Ohm terminator protection (N6802)
- Temperature sensing circuit for 50-ohm input termination N6802)

Multiplexer D6801 is controlled by the HEF-bus (address lines AO and A1) to select the x1, x10 and x100 capacitive attenuators for the h.f. unit, on pins 12, 14 and 15 respectively. These pins are connected with V6807/base, V6816/base and V6802/base. The x1 and x5 ranges are also selected by switching -1 V or +5 V to V6826/base. These voltages are made by multiplexer D6801/3, 1, 5, 2, 4 and voltage divider resistors R6871 and R6862.

The window discriminator checks the voltage across the h.f. attenuator output by means of two operational amplifiers N6802. One detects the positive signal peak and the other detects the negative signal peak. The resultant outputs are summed, and if the input voltage of 5 V is exceeded (measured with the attenuator in the x0,1-position during this measurement), the summation amplifier N6802/8, 9, 14 switches off transistor V6842. This gives a logic high (unsafe) signal to the central microprocessor. In this situation it is not possible to switch from lM.Ohm to 50 Ohm input impedance.

Temperature sensing circuit.

This circuit consists of operational amplifier N6803. The temperature of the 50 ohm termination resistor is measured by a 1 kiloohm resistor present inside N6804 with a temperature co-efficient of +0,75 percent per degree Celsius. If the temperature gets too high, operational amplifier input N6803/2 goes high and switches V6846 on. V6846 switches resistor R6890 between the probe indication line and earth. The central microcomputer knows that either a high-ohmic probe or a 50 ohm overload is present now. The detection between the two is done as follows:

- The window of the discriminator is changed from 5 to 25 Volt in combination with the x0,01 attenuator section), via a low level from opamp output D6803/1 applied to the window discriminator via diode V6843 and switching FET V6841.
- The microcomputer switches the x0,01 attenuator section on for a moment and looks at the discriminator output: if the output is low, the voltage across the 50 ohm resistor is between 5 and 25 Volt and the current through the ohm resistor is such that it can be switched off. With the discriminator output being high, the voltage is above 25 Volt and the current through the 50 Ohm resistor is too high to be switched off. Now a warning becomes visible for the user on the CRT of the instrument (if the text display is on).
- Some seconds after having switched-off the 50 ohm-resistor, the microcomputer looks again to the probe-indication line. The temperature-sensing resistor is cooled down again and the probe indication line must be free again; if not the microcomputer knows that it was not a 50 ohm overload but that a high-ohmic probe is connected.




Fig.10.1. HF attenuator unit, p.c.b. lay-out.




Fig.10.2. HF attenuator unit, circuit diagram




Fig.10.3. LF attenuator unit, circuit diagram.

AC/DC = 50.7

AC/DC = 50.7

O,1x = PROBE A(B)

LF OUT = 0,01x

NUL = 13,8A = 1 + 13,8A = 1 + 5 V(A)

HF 1N = 0 } HF 1N

OFFSET A(B) = 3 \quad (A)

TO X7002 (X7004)

ON ADAPATION UNIT




Fig.10.4. LF attenuator unit, p.c.b. lay-out.

10.5 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

10	5 1	CAPACITORS
LU.	5.1	CAPACITURS

POSNR	DESCRIPTION	ORDERING	CODE
C 6802	63V 2.5-5PF	5322 125	50305
C 6803	50V 5% 33PF	5322 122	32659
C 6804	50V 5% 18PF	5322 122	32965
C 6806	50V 5% 2.7PF	5322 122	31873
C 6807	50V 10% 22NF	5322 122	32654
C 6808	50V 10% 22NF	5322 122	32654
C 6812	50V 10% 22NF	5322 122	32654
C 6813	50V 10% 22NF	5322 122	32654
C 6816	50V 5% 22PF	5322 122	32658
C 6817	63V 3.5-10PF	5322 125	50306
C 6818	50V 10% 22NF	5322 122	32654
C 6819	50V 5% 100PF	5322 122	32532
C 6821	50V 10% 22NF	5322 122	32654
C 6822	50V 10% 22NF	5322 122	32654
C 6823	50V 10% 22NF	5322 122	32654
C 6824	-10+50% 68UF	4822 124	20689
C 6827	50V 5% 100PF	5322 122	32532
C 6828	50V 10% 1NF	5322 122	32662
C 6829	50V 5% 2.7PF	5322 122	31873
C 6832	50V 10% 100NF	5322 122	32657
C 6833	50V 10% 22NF	5322 122	32654
C 6834	-10+50% 68UF	4822 124	20689
C 6837	-10+50% 68UF	4822 124	20689
C 6839	50V 10% 22NF	5322 122	32654
C 6841	-10+50% 68UF	4822 124	20689
C 6844	50V 10% 100NF	5322 122	32657
C 6846	50V 10% 22NF	5322 122	32654
C 6847	50V 10% 22NF	5322 122	32654
C 6848	50V 10% 22NF	5322 122	32654
C 6849	50V 10% 22NF	5322 122	32654
C 6853	-10+50% 68UF	4822 124	20689
C 6901	400V 10% 22NF	5322 121	40308
C 6902	63V 10% 100NF	5322 121	42386
C 6903	63V 10% 100NF	5322 121	42386
C 6904	63V 10% 100NF	5322 121	42386
C 6906	2% 22PF	5322 122	32143
C 6907	2% 220PF	5322 122	34047
C 6908	10% 2.2NF	4822 122	30114
C 6909	2% 68PF	4822 122	31349
C 6912	63V 10% 100NF	5322 121	42386
C 6913	63V 10% 100NF	5322 121	42386
C 6914	63V 10% 100NF	5322 121	42386
C 6916	63V 10% 100NF	5322 121	42386
C 6917	63V 10% 100NF	5322 121	42386
C 6918	63V 10% 100NF	5322 121	42386
C 6919	-10+50% 68UF	4822 124	20689
C 6921	63V 10% 100NF	5322 121	42386
C 6922	-10+50% 68UF	4822 124	20689
C 6923	63V 10% 100NF	5322 121	42386
C 6924	63V 10% 100NF	5322 121	42386
C 6926	63V 10% 100NF	5322 121	42386
C 6927	63V 10% 100NF	5322 121	42386
C 6929	10% 1NF	4822 122	30027

10.5.2	.2 INTEGRATED CIRCUITS							
D N N	6801 6901 6802 6803 6804 6901 6903	HEF4052 HEF4052 LM339DP LM358D OM 545 UA714HO ULN2003	BP	PEL PEL MOT FSC SIG	MOTA	4822 4822 5322 5322 5322	209 209 209 209 209	11102 10263 83329 82941 83451 86169 86296
10.5.3		RESISTOR	RS					
	6801 6802	MCR18 MCR18	1% 1%	180E 39E		5322 4822		90242 90361
R R	6803 6804 6805 6806 6807	MCR18 0,125W MCR18 MCR18 MCR18	1% 1%	13E 100M 68K 100E 150E		5322 4822 5322	111 111 111	90343 30376 90202 91134 90098
R R	6808 6809 6810 6811 6812	MCR18 MCR18 MCR18 MCR18 0,125W	1%	10K 47E 100E 10K 100M		5322	111 111	90249 90217 91134 90249 30376
R R R	6813 6814 6815 6817 6818	MCR18 MCR18 MCR18 MCR18 MCR18	1%	1K 68K 150E 68E 100E		5322 4822	111 111 111	90092 90202 90098 90203 91134
R R R	6819 6820 6821 6822 6823	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	10K 150E 68K 15E 15E		5322	111 111 111	90249 90098 90202 90344 90344
R R	6824 6825 6826 6827 6828	MCR18 0,125W MCR18 MCR18 MCR18	1% 1%	47E 100M 27K 10K 560E		5322 4822 4822	111 111 111	90217 30376 90542 90249 90113
R R R	6829 6830 6831 6833 6834	MCR18 MCR18 MCR18 MCR18 MCR18	1%	120E 110E 270E 180E 33E		4822 4822 5322	111 111 111	90339 90335 90154 90242 90357
R R	6835 6836 6837 6838 6839	MCR18 MCR18 MCR18 MCR18 MCR18		1K 47E 1K 100E 470E		5322 4822 5322 5322 5322	111	90092 90217 90092 91134 90109
R R	6841 6842 6843 6844 6845	RC-01 MCR18 MCR18 MCR18 MCR18		6E8 10K 10K 270E 1K8		4822 4822 4822 4822 5322	111	90254 90249 90249 90154 90101
R R R	6846 6847 6848 6849 6850	MCR18 MCR18 MCR18 MCR18 0.3W	1% 1%	3K9 180E 680E 10E 100E		5322 5322 4822 5322 5322	111 111 111	91135 90242 90162 90095 20029
R	6851 6852 6853 6854 6855	MCR18 MCR18 MCR18 0.3W MCR18	1% 1%	110E 220E 390E 470E 22E		4822 4822 5322 5322 4822		90335 901 78 9120 5 20028 90186
R	6856	MCR18	1%	180E		5322	111	90242

R 6857	MCR18 1%	1K5	4822 111	90151
R 6858	MCR18 1%	2K2	4822 111	90248
R 6859	MCR18 1%	470E	5322 111	90109
R 6860	MCR18 1%	10K	4822 111	90249
R 6861	MCR18 1%	10K	4822 111	90249
R 6862	MCR18 1%	4K7	5322 111	90111
R 6863	MCR18 1%	33E	4822 111	90357
R 6864	MCR18 1%	270E	4822 111	90154
R 6865	MCR18 1%	33E	4822 111	90357
R 6866	MCR18 1%	33E	4822 111	90357
R 6867	MRS25 1%	162E	5322 116	53523
R 6868	MRS25 1%	536E	5322 116	53335
R 6869	MCR18 1%	330E	5322 111	90106
R 6870	MCR18 1%	10K	4822 111	90249
R 6871	MCR18 1%	4K7	5322 111	90111
R 6872	MCR18 1%	680E	4822 111	90162
R 6873	MCR18 1%	10K	4822 111	90249
R 6874	MCR18 1%	10K	4822 111	90249
R 6875	MCR18 1%	1K5	4822 111	90151
R 6876	MCR18 1%	120K	4822 111	90168
R 6877	MCR18 1%	68K	4822 111	90202
R 6878	MCR18 1%	10K	4822 111	90249
R 6879	MCR18 1%	15K	4822 111	90196
R 6880	MCR18 1%	1K5	4822 111	90151
R 6881	MCR18 1%	15K	4822 111	90196
R 6882	MCR18 1%	6K8	4822 111	90544
R 6883	MCR18 1%	100E	5322 111	91134
R 6884	MCR18 1%	1K	5322 111	90092
R 6885	MCR18 1%	68K	4822 111	90202
R 6886	MCR18 1%	220K	4822 111	90197
R 6887	MCR18 1%	3K3	4822 111	90157
R 6889	MCR18 1%	10K	4822 111	90249
R 6890	MCR18 1%	1K	5322 111	90092
R 6894	MCR18 1%	1K	5322 111	90092
R 6901	MR30 1%	1M	4822 116	51279
R 6902	MRS25 1%	2K87	5322 116	53513
R 6903	MRS25 1%	1M	4822 116	52843
R 6904	MRS25 1%	100K	4822 116	52973
R 6906	MRS25 1%	100K	4822 116	52973
R 6907	VR25 10%	22M	5322 116	51785
R 6908	MRS25 1%	10K	4822 116	53022
R 6909	0.1%	866K	5322 116	53174
R 6911	VR25 5%	3M3	4822 110	72201
R 6912	0.1%	100K	5322 116	51703
R 6913	0.1%	8K66	5322 116	51778
R 6914	0.1%	8K98	5322 116	53175
R 6916	0.1%	2K4	5322 116	53502
R 6917	MRS25 1%	10K	4822 116	53022
R 6918	MRS25 1%	17K8	5322 116	53235
R 6919	MRS25 1%	100K	4822 116	52973
R 6921	MRS25 1%	100K	4822 116	52973
R 6922	MRS25 1%	100K	4822 116	52973
R 6923	MRS25 1%	100K	4822 116	52973
R 6924	MRS25 1%	10E	4822 116	52891
R 6926		100E	5322 116	53126
R 6927		750E	5322 116	53265
R 6928		51E1	5322 116	53213

```
10.5.4
                  SEMI CONDUCTORS
                                                                      5322 130 44875
5322 130 44335
        V 6801
                   TRANSISTOR, FET
                                         BF512
                                                         PEL
                   TRANSISTOR
                                                 TAPE PEL
        V 6802
                                         BCW30
                                                         PEL
           6803
                   TRANSISTOR, FET
                                         BFR92
                                                                      5322 130 42145
                                                                      5322 130 32256
5322 130 44875
5322 130 44341
                                         BAS45
                                                         PEL
           6804
                   DIODE
                   TRANSISTOR, FET
                                         BF512
                                                         PEL
        Ý
           6806
                                         BCW30R TAPE PEL
                   TRANSISTOR
           6807
                                                                      5322 130 31544
          6808
                        BAT 17
        V 6809
                   TRANSISTOR, FET
                                         BFR92
                                                         PEL
                                                                      5322 130 42145
                                                                      5322 130 34331
5322 130 34331
5322 130 32256
5322 130 44875
                                                  TAPE PEL
        V 6811
                                         BAV70
                   DIODE
        V
                                         BAV7N
          6812
                   DIODE
                                                         PEL
        V 6813
                   DIODE
                                         BAS45
                   TRANSISTOR, FET
          6814
                                         BF512
                                                         PEL
                   TRANSISTOR
                                                  TAPE PEL
           6816
                                         BCW30
                                                                      5322 130 44606
5322 130 42145
        V 6817
                   TRANSISTOR
                                         BFR92R
                                                         PEL
           6818
                   TRANSISTOR, FET
                                        BFR92
                                                         PEL
                                                                      5322 130 44802
5322 130 34331
5322 130 44606
5322 130 42718
                        BFR 93R
        V 6819
                                         BAV70 TAPE PEL
        V 6821
V 6822
                   DIODE
                   TRANSISTOR
                                         BFR92R
                                                         PEL
          6823
                   TRANSISTOR
                                         BFS20
                                                         PEL
                                        BCW33R TAPE PEL
BCW33R TAPE PEL
BCW30R TAPE PEL
BCW30R TAPE PEL
                                                                      5322 130 44342
5322 130 44342
5322 130 -44341
5322 130 44341
        ٧
           6824
                   TRANSISTOR
          6826
6827
        V
                   TRANSISTOR
                   TRANSISTOR
        V 6828
                   TRANSISTOR
                                                                      5322 130 44801
5322 130 34331
           6829
                        BFR 93
        V 6831
                   DIODE
                                         BAV70
                                                  TAPE PEL
        V 6833
                        BFT 93
                                                                      5322 130 44824
                                                                      5322 130 30691
5322 130 44177
5322 130 44711
5322 130 34337
4822 130 42354
          6834
                   DIODE
                                         BAW56
                                                  TAPE PEL
                                         BFS20R
BFT92
                   TRANSISTOR
                                                         PEL
           6836
                   TRANSISTOR
           6837
                                                         PEL
                                         BAV99
           6838
                   DIODE
                                                  TAPE PEL
                   TRANSISTOR
                                         BFQ19
                                                         PEL
           6839
        V 6841
                                         BSR56
                                                         PEL
                                                                      4822 130 42633
                   TRANSISTOR
                                                                      4822 130 42633
5322 130 34331
5322 130 44335
           6842
                   TRANSISTOR
                                         BSR56
                                                         PEL
                                                  TAPE PEL
          6843
                   DIODE
                                         BAV70
           6846
                   TRANSISTOR
                                         BCW30
                                                  TAPE PEL
                                                                      4822 130 30613
           6901
                   DIODE
                                         BAW62
                                                         PEL
                                                                      4822 130 30613
5322 130 44041
5322 130 44041
        V 6902
                                                         PEL
                   DIODE
                                         BAW62
                   TRANSISTOR, FET
                                         BSV81
          6903
                                                         PEL
                                         BSV81
          6904
                   TRANSISTOR, FET
                                                         PEL
           6906
                   TRANSISTOR, FET
                                         BSV80
                                                         PEL
                                                                      5322 130 34044
                                                                      5322 130
           6907
                   TRANSISTOR, FET
                                         BSV80
                                                         PEL
                                                                                  34044
        V 6908
                   TRANSISTOR, FET
                                         BSV80
                                                         PEL
                                                                      5322 130 34044
                                                                      4822 130 44197
5322 130 44041
                                         BC558B
           6909
                   TRANSISTOR
                                                        PEL
                                        BSV81
                   TRANSISTOR, FET
                                                         PEL
          6911
                                        BSV80
                                                                      5322 130 34044
5322 130 34044
           6912
                   TRANSISTOR, FET
                                                         PEL
        V 6913
                   TRANSISTOR, FET
                                         BSV80
                                                         PEL
        V 6914
                   DIODE, REFERENCE BZX79-C9V1
                                                        PEL
                                                                      4822 130 30862
                 MISCELLANEOUS
10.5.5
        K 6901 reed relay complete
                                                                      5322 280 20145
                                                                      5322 280 10175
        K 6902
                   reed relay coil
        K 6903
                                                                      5322 280 10175
                   reed relay coil
        к 6904
                                                                      5322 280 10175
                   reed relay coil
                                                                      5322 280 10175
        K 6906
                   reed relay coil
                                       , RI20-SI
                                                                      5322 280 24135
5322 280 24135
5322 280 24135
        K 6801
                   CONTACT, REED
                                         RI20-SI
RI20-SI
        K 6802
K 6803
                   CONTACT, REED
                   CONTACT, REED
                                         RI20-SI
```

5322 280 24135

K 6804

CONTACT, REED

EXTERNAL TRIGGER INPUT UNIT

EXTERNAL TRIGGER INPUT UNIT.	11
CONTENTS	
11. CIRCUIT DESCRIPTION OF MTB/DTB EXTERNAL TRIGGER UNIT. 11.1. Circuit description of MTB external trigger input. 11.2. Circuit description of DTB external trigger input. 11.3 Parts list	11-1 11-2 11-11
FIGURES	
11.1. External MTB/DTB trigger unit, p.c.b. lay-out. 11.2. External MTB trigger input, circuit diagram. 11.3. External DTB trigger input, circuit diagram.	11-5 11-8 11-9

11. CIRCUIT DESCRIPTION OF MTB/DTB EXTERNAL TRIGGER UNIT.

11.1. CIRCUIT DESCRIPTION OF MTB EXTERNAL TRIGGER INPUT (See fig.11.2.)

The control signals for this unit come from D7003 on the adaptation unit.

The MTB trigger input unit is similar to the vertical attenuator unit except that there are only two different attenuator positions, x0,2 and x0,02. Consequently, the MTB TRIG or X DEFL input socket is coupled to two h.f. paths and one l.f. path. Alternatively, a LINE input signal can be switched via FET V4739 to provide triggering or X deflection.

The two h.f. paths have no input switching reed relay contacts. The x0,2 attenuator consists of the L-network C4701, R4701, R4702,

C4702 in the gate circuit of FET V4701. A logic low control signal on the base of the base of V4728 causes this transistor to conduct, which turns on source-follower FET V4701. In turn, V4703 conducts and the signal is passed via switching diode

V4704 to the summation amplifier V4709, V4711. The logic low control signal is also aplied to a switching network, V4719, V4721, V4722, which provides the collector load via diode V4727 for V4709 in the x0,2 position. The x0,2 gain adjust is R4751. The x0,02 attenuator consists of a double L-network C4707, R4708, R4709, C4708, and R4711, C4709, R4712, C4711 in the gate circuit of FET V4706. The control and switching circuits (V4731, V4726, V4724, V4723) are identical to the x0,2 position section. When the x0,02 position is selected, the gain adjustment in the collector load of V4709 is the V4753.

The l.f. path is connected via resistor R4777 to the AC/DC switch K4701, which is controlled by a reed relay in the collector of transistor V4748.

The a.c. path is via C4742 (two series capacitors to reduce leakage) and C4743 in series. Reversed diodes V4732, V4733 to earth provide input protection. With external triggering selected, FET V4734 is off and FET V4736 is on. The l.f. or d.c. signals are therefore fed via V4736 to pin 2 of operational amplifier N4701, together with the feedback signal from the output via R4761, R4783 and C4748 in the x0,2 position; also via R4784//R4785 and C4749 in x0,02 position as V4737 and V4738 are conducting (diode V4746 blocked by logic high from N4702/1).

The output on pin 6 of the operational amplifier N4701 is applied via the base of buffer amplifier V4713 to the summation amplifier V4711/V4709. Here, the h.f. signal and l.f. signals recombine. This reconsituted input signal is applied to V4717 and emitter follower V4718 which together form the low-impedance output driver stage. This driver stage feeds the MTB trigger circuit on the signal unit via a coaxial cable.

- The LINE- output on N4702-8 cuts off the h.f. path FETs V4701 and V4706 via switching diodes V4729. This output also switches off the l.f. path FET V4736 via diode V4744.

Transistor V4714 (switched on in LINE trigger mode) ensures that

the circuit d.c. balance is maintained by taking over the current from the switching diodes V4704.

- the LINE output on N4702-14 switches on FET V4734 to short circuit the 1.f. signal to earth via diode V4743. The LINE control signal also switches on FET V4739 to provide a LINE TRIG signal path via its source, V4738 and R4783 to the output. A parallel path is also provided via R4784//R4785.

The source-drain capacitance of FET V4738 (switched off in the x0,2 position) is prevented from giving cross-talk by the circuit V4742 and FET V4741. In the x0,2 position, a -14 V output on N4702-1 turns on V4742 and thus FET V4741, which clamps the drain to earth.

11.2. CIRCUIT DESCRIPTION OF DTB EXTERNAL TRIGGER INPUT (See fig.11.3.)

The control signals for this unit come from D7003 on the adaptation unit.

The DTB trigger input unit is almost identical to the MTB trigger input unit except that there is no LINE TRIG input. There are two different attenuator positions, x0,2 and x0,02. Consequently, the DTB TRIG input socket is coupled to two h.f. paths and one 1.f. path. The two h.f. paths have no input switching with reed-relays.

The x0,2 attenuator consists of the L-network C4801, R4801, R4802, C4802 in the gate circuit of FET V4801.

A logic low DTB control signal on the base of V4828 causes this transistor to conduct, which turns on source-follower FET V4801. In turn, V4803 conducts and the signal is passed via diode V4804 to the summation amplifier V4809, V4811.

The logic low control signal is also applied to a switching network, V4819, V4821, V4822, which provides the collector load via diode V4827 for V4809 in the x0,2 position. The x0,2 gain adjust is R4851. The x0,02 attenuator consists of a double L-network C4807, R4808, R4809, C4804, and R4811, C4809, R4812, C4811 in the gate circuit of FET V4806. The control and switching circuits (V4831, V4826, V4824, V4823) are identical to the x0,2 position. When the x0,02 position is selected, the gain adjustment in the colllector load of V4809 is then R4853.

The 1.f. path is connected via resistor R4877 to the AC/DC switch K4801, which is controlled by a reed relay in the collector of transistor V4848.

The a.c. path is via C4842 (two series capacitors to reduce leakage) and C4843 in series. Reversed diodes V4832, V4833 to earth provide input protection.

The l.f. or d.c. signals are fed to pin 2 of operational amplifier N4801, together with the feedback signal from the output via R4861, R4883 and C4848 in te \times 0,2 position; also via R4884//R4885 and C4849 in position \times 0,02 as V4837 and V4838 are conducting (diode V4846 blocked by logic high from N4802). The output on pin 6 of the operational amplifier N4801 is applied via the base of buffer amplifier V4813 to the summation amplifier. Here, the h.f. signal and l.f. signals recombine.

This reconsituted input signal is applied to the V4817 and emitter follower V4818 which together form the low-impedance output driver stage.

The source-drain capacitance of FET V4838 (switched off in the x0,2 position) is prevented from giving cross-talk by the circuit V4842 and FET V4841. In the x0,2 position, a -14 V output on N4802-1 turns on V4842 and thus FET V4841, which clamps the drain to earth.




Fig.11.1. External MTB/DTB trigger unit, p.c.b. lay-out.




Fig.11.2. External MTB trigger input, circuit diagram.

Fig.11.3. External DTB trigger input, circuit diagram.

11.3 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

11.3.1 CAPACITORS

POSNR	DESCRIPTION	·	ORDERING	CODE
C 4702	50V 5%	15PF	5322 122	32481
C 4703 C 4704 C 4708 C 4709 C 4711	50V 10% 50V 5% 50V 5% 4	22NF 22NF 22PF .7PF 15PF	5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32658 32451 32481
C 4712 C 4713 C 4714 C 4716 C 4717	50V 10% 50V 5% 50V 10%	22NF 22NF 1PF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	
C 4718 C 4720 C 4721 C 4722 C 4723	50V 10% 50V 10% 50V 5%	.6PF 22NF 22NF 1NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	32967 32654 32654 32531 32654
C 4724 C 4726 C 4727 C 4728 C 4729	50V 10% 50V 10% 50V 10%	22NF 22NF 22NF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32654 32654 32654
C 4731 C 4732 C 4733 C 4734 C 4736	50V 10% 50V 10% 50V 10%	22NF 22NF 22NF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32654 32654 32654
C 4737 C 4738 C 4739 C 4741 C 4742	-10+50% -10+50% -10+50%	68UF 68UF 68UF 68UF 22NF	4822 124 4822 124 4822 124	
C 4743 C 4744 C 4746 C 4747 C 4748	-20+50% -20+50% -20+50%	00NF 10NF 10NF 10NF 22PF	5322 121 4822 122 4822 122 4822 122 5322 122	42386 31414 31414 31414 32143
C 4749 C 4751 C 4752 C 4753 C 4754	-20+50% -20+50% 2% 2	20PF 10NF 10NF 20PF 10NF	4822 122 4822 122	31414 31414
C 4756 C 4757 C 4758 C 4759 C 4761	-10+50% -10+50% -20+50%	1 ONF 68UF 68UF 1 ONF 22NF	4822 122 4822 124 4822 124 4822 122 5322 122	
C 4765 C 4766 C 4802 C 4803 C 4804	50V 10%	1NF 1NF 15PF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	32531 32531 32481 32654 32654

	4808 4809 4811 4812 4813	50V 5% 50V 5% 50V 5% 50V 10% 50V 10%	4.7PF 15PF 22NF	5322 5322 5322 5322 5322	122 122 122 122 122	32658 32451 32481 32654 32654
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4814 4816 4817 4818 4820	50V 5% 50V 10% 50V 10% 50V 5% 50V 10%	22NF 22NF 5.6PF	5322 5322 5322 5322 5322	122 122 122 122 122	32447 32654 32654 32967 32654
ccccc	4821 4822 4823 4824 4826	50V 10% 50V 5% 50V 10% 50V 10% 50V 10%	1NF 22NF 22NF	5322 5322 5322 5322 5322	122 122 122 122 122	32654 32531 32654 32654 32654
0000 0	4827 4828 4829 4831 4832	50V 10% 50V 10% 50V 10% 50V 10% 50V 10%	22NF 22NF 22NF	5322 5322 5322 5322 5322	122 122 122 122 122	32654 32654 32654 32654 32654
С	4833 4834 4836 4837 4838	50V 102 50V 102 50V 102 -10+502 -10+502	22NF	5322 5322 5322 4822 4822	122 122 122 124 124	32654 32654 32654 20689 20689
ccccc	4839 4841 4842 4843 4847	-10+50% -10+50% 400V 10 63V 10 -20+50%	% 100NF	4822 4822 5322 5322 4822	124 124 121 121 122	20689 20689 40308 42386 31414
CCCCC	4848 4849 4851 4854 4856	22 22 -20+502 -20+502 -20+502	220PF 10NF 10NF	5322 4822 4822 4822 4822	122 122 122 122 122	32143 30094 31414 31414 31414
00000		-10+50% -10+50% 50V 10% 50V 5% 50V 5%	: INF	4822 4822 5322 5322 5322	124 124 122 122 122	20689 20689 32654 32531 32531
С	4889	10%	4.7NF	4822	122	31125
11.3.2		INTEGRATE	ED CIRCUI	TS		
N N	4701 4702 4801	UA714HC UA324PC UA714HC	FSC FSC FSC	5322 5322 5322	209	_
11.3.3		RESISTORS	}			
R R R R	4701 4702 4703 4704 4706 4707 4708	MCR18 MCR18 0,125W MCR18 MCR18 MCR18 MCR18	1% 120E 1% 20E 5% 100M 1% 100E 1% 150E 1% 100K 1% 100E	4822 4822 5322 5322 5322 4822 5322		90339 90352 30376 91134 90098 90214 91134
R R	4709 4711 4712 4713 4714	MCR18 MCR18 MCR18 0,125W MCR18	1% 22E 1% 120E 1% 20E 5% 100M 1% 100E	4822 4822 4822 5322 5322	111 111 111 111 111	90186 90339 90352 30376 91134
R R R	4716 4717 4718 4719 4721	MCR18 MCR18 MCR18 MCR18 MCR18	1% 150E 1% 100K 1% 47E 1% 100E 1% 820E	5322 4822 4822 5322 4822	111 111 111 111 111	90098 90214 90217 91134 90171

R 4722 R 4723 R 4724 R 4726 R 4727	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	220E	5322 4822 4822 5322 5322	111	91134 90154 90178 90092 91134
R 4728 R 4729 R 4731 R 4732 R 4733	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	1K2 820E 470E 8K2 1K	5322 4822 5322 5322 5322	111 111 111	90096 90171 90109 90118 90092
R 4734 R 4736 R 4737 R 4738 R 4739	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	2K7 180E 1K2 680E 10K	4822 5322 5322 4822 4822	111 111 111	90569 90242 90096 90162 90249
R 4741	MCR18	1%	47E	4822	111	90217
R 4742	MCR18	1%	2K7	4822	111	90569
R 4743	MCR18	1%	180E	5322	111	90242
R 4744	MCR18	1%	1K2	5322	111	90096
R 4746	MCR18	1%	680E	4822	111	90162
R 4747	MCR18	1%	10K	4822	111	90249
R 4748	MCR18	1%	47E	4822	111	90217
R 4749	MCR18	1%	270E	4822	111	90154
R 4750	MCR18	1%	560E	5322	111	90113
R 4751	0.3W	25%	100E	5322	105	20029
R 4752	MCR18	1%	560E	5322	111	90113
R 4753	0.3W	25%	100E	5322	105	20029
R 4754	MCR18	1%	56E	4822	111	90239
R 4755	MCR18	1%	56E	4822	111	90239
R 4756	MCR18	1%	270E	4822	111	90154
R 4757	MCR18	1 %	56E	4822	111	90239
R 4758	MCR18	1 %	33E	4822	111	90357
R 4759	MRS25	1 %	215E	5322	116	53325
R 4760	MCR18	1 %	56E	4822	111	90239
R 4761	MRS25	1 %	866E	5322	116	53474
R 4762	MCR18	1 x	10K	4822	111	90249
R 4763	MCR18	1 x	27K	4822	111	90542
R 4764	MCR18	1 x	27K	4822	111	90542
R 4766	MCR18	1 x	82K	4822	111	90575
R 4767	MCR18	1 x	27K	4822	111	90542
R 4768 R 4769 R 4771 R 4772 R 4773	MCR18 MCR18 MCR18 MRS25 MRS25	1 x 1 x 1 x 1 x 1 x	82K 27K 10K 100E 10E	4822 4822 4822 5322 4822	111 111 111 116 116	90542 90249 53126
R 4774	MRS25	1%	10E	4822	116	52891
R 4776	MRS25	1%	100E	5322	116	53126
R 4777	MR30	1%	1M	4822	116	51279
R 4778	MRS25	1%	2K87	5322	116	53513
R 4779	VR25	10%	22M	5322	116	51785
R 4781	MRS25	1x	10K	4822	116	53022
R 4782	MRS25	1x	10K	4822	116	53022
R 4783	0	1x	196K	5322	116	52386
R 4784	0	1x	23K7	5322	116	53169
R 4785	MRS25	1x	261K	5322	116	53609
R 4786	MRS25	1%	10K	4822	116	53022
R 4787	MRS25	1%	10K	4822	116	53022
R 4788	MRS25	1%	10K	4822	116	53022
R 4789	MRS25	1%	681K	5322	116	53593
R 4790	MRS25	1%	750K	5322	116	53727
R 4791	MRS25	1%	10K	4822	116	53022
R 4792	MRS25	1%	10K	4822	116	53022
R 4793	MRS25	1%	10K	4822	116	53022

R R	4794 4796	MRS25 MRS25	1% 1%	10E 10E	4822 4822	116 116	52891 52891
R R R R R	4801 4802 4803 4804 4806	MCR18 MCR18 0,125W MCR18 MCR18	1% 1% 5% 1% 1%	120E 20E 100M 100E 150E	4822 4822 5322 5322 5322	111 111 111 111 111	90339 90352 30376 91134 90098
R R R R R	4807 4808 4809 4811 4812	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	100K 100E 22E 120E 20E	4822 5322 4822 4822 4822	111 111 111 111 111	90214 91134 90186 90339 90352
R R R R	4813 4814 4816 4817 4818	0,125W MCR18 MCR18 MCR18 MCR18	5% 1% 1% 1% 1%	100M 100E 150E 100K 47E	5322 5322 5322 4822 4822	111 111 111 111 111	30376 91134 90098 90214 90217
R R R R	4819 4821 4822 4823 4824	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1%	100E 820E 100E 270E 220E	5322 4822 5322 4822 4822	111 111 111 111 111	91134 90171 91134 90154 90178
R R R R	4826 4827 4828 4829 4834	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	1K 100E 1K2 820E 2K7	5322 5322 5322 4822 4822	111 111 111 111 111 111	90092 91134 90096 90171 90569
R R R R	4836 4837 4838 4839 4841	MCR18 MCR18 MCR18 MCR18 MCR18	1 % 1 % 1 % 1 % 1 %	180E 1K2 680E 10K 47E	5322 5322 4822 4822 4822	111 111 111 111 111 111	90242 90096 90162 90249 90217
R R R R	4842 4843 4844 4846 4847	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	2K7 180E 1K2 680E 10K	4822 5322 5322 4822 4822	111 111 111 111 111 111	90569 90242 90096 90162 90249
R R R R	4848 4849 4850 4851 4852	MCR18 MCR18 MCR18 0.3W MCR18	1% 1% 1% 25% 1%	560E 100E	4822 4822 5322 5322 5322	105	90217 90154 90113 20029 90113
R R R R	4853 4854 4855 4856 4857	0.3W MCR18 MCR18 MCR18 MCR18	25% 1% 1% 1% 1%	100E 56E 56E 270E 56E	5322 4822 4822 4822 4822	105 111 111 111 111	20029 90239 90239 90154 90239
R R R R R	4858 4859 4860 4861 4862	MCR18 MRS25 MCR18 MRS25 MCR18	1% 1% 1% 1% 1%	33E 215E 56E 866E 10K	4822 5322 4822 5322 4822	111 116 111 116 111	90357 53325 90239 53474 90249
R R R R R	4863 4864 4866 4867 4868	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	27K 27K 82K 27K 82K	4822 4822 4822 4822 4822	111 111 111 111 111	90542 90542 90575 90542 90575
R R R R R R	4869 4871 4872 4873 4874	MCR18 MCR18 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	27K 10K 100E 10E 10E	4822 4822 5322 4822 4822	111 111 116 116 116	90542 90249 53126 52891 52891
R R R R	4876 4877 4878 4879 4883	MRS25 MR30 MRS25 VR25	1% 1% 1% 10%	100E 1M 2K87 22M 196K	5322 4822 5322 5322 5322	116 116 116 116 116	53126 51279 53513 51785 52386

R 4884	0.1%	23K7	5322 116 53169
R 4885	MRS25 1%	261K	5322 116 53609
R 4886	MRS25 1%	10K	4822 116 53022
R- 4887	MRS25 1%	10K	4822 116 53022
R 4888	MRS25 1%	10K	4822 116 53022
R 4893	MRS25 1%	10K	4822 116 53022
R 4894	MRS25 1%	10E	4822 116 52891
R 4896	MRS25 1%	10E	4822 116 52891
11.3.4	SEMI CONDUCT	ORS	
V 4701	BF512	PEL	5322 130 44875
V 4702	BAS45	PEL	5322 130 32256
V 4703	BFR92	PEL	5322 130 42145
V 4704	BAV70 TAPE	PEL	5322 130 34331
V 4706	BF512	PEL	5322 130 44875
V 4707	BFR92R	PEL	5322 130 44606
V 4708	BAW56 TAPE	PEL	5322 130 30691
V 4709	BFR92R	PEL	5322 130 44606
V 4711	BFT92R	PEL	5322 130 44713
V 4712	BFR92R	PEL	5322 130 30691
V 4713		PEL	5322 130 44606
V 4714		PEL	5322 130 44341
V 4717		PEL	5322 130 44713
V 4718		PEL	4822 130 42707
V 4719	BCW33R TAPE	PEL	5322 130 44342
V 4721	BFR92	PEL	5322 130 42145
V 4722	BFR92	PEL	5322 130 42145
V 4723	BFR92	PEL	5322 130 42145
V 4724	BFR92R	PEL	5322 130 44606
V 4726 V 4727 V 4728 V 4729 V 4731	BAV70 TAPE BCW30 TAPE BAV70 TAPE	PEL PEL PEL PEL PEL	5322 130 44337 5322 130 34331 5322 130 44335 5322 130 34331 5322 130 44341
V 4732	BAW62	PEL	4822 130 30613
V 4733	BAW62	PEL	4822 130 30613
V 4734	BSV80	PEL	5322 130 34044
V 4736	BSV80	PEL	5322 130 34044
V 4737	BSV80	PEL	5322 130 34044
V 4738 V 4739 V 4741 V 4742 V 4743	BSV80 BSV80 BSV80 BC558B BAW62	PEL PEL PEL PEL	5322 130 34044 5322 130 34044 5322 130 34044 4822 130 44197 4822 130 30613
V 4744	BAW62	PEL	4822 130 30613
V 4746	BAW62	PEL	4822 130 30613
V 4747	BAW62	PEL	4822 130 30613
V 4748	BC548C	PEL	4822 130 44196
V 4801	BF512	PEL	5322 130 44875
V 4802	BAS45	PEL	5322 130 32256
V 4803	BFR92R	PEL	5322 130 44606
V 4804	BAV70 TAPE	PEL	5322 130 34331
V 4806	BF512	PEL	5322 130 44875
V 4807	BFR92	PEL	5322 130 42145
V 4808 V 4809 V 4811 V 4812 V 4813 V 4817 V 4818	BFR92 BFT92	PEL PEL PEL PEL PEL PEL PEL	5322 130 30691 5322 130 42145 5322 130 44711 5322 130 30691 5322 130 42145 5322 130 44711 5322 130 42719

ADAPTATION UNIT

ADAPTATION UNIT	12
CONTENTS	
12. CIRCUIT DESCRIPTION OF ADAPTATION UNIT. 12.1 Parts list	12-1 12-6
FIGURES	
12.1. Adaptation unit, p.c.b. lay-out. 12.2. Adaptation unit, circuit diagram.	12 - 2 12 - 4

12. CIRCUIT DESCRIPTION OF ADAPTATION UNIT (see fig.12.2.)

The adaptation unit, connected to the series HEF-bus, serves as the control unit for the vertical A, B, and EXT input units, which operate at 5 V TTL. It converts the 12 V serial bus input from the CPU to 5 V input and then back to 12 V for the other units on the mother board and time base. The unit comprises a high-to-low voltage translator D7004, which receives the 12 V level signals DATA 2, ENSCP and SERCLK in serial form from the CPU. This is converted to 5 V and routed on the adaptation unit through the serial data in/parallel data out HEF-bus decoders D7001 and D7002. Decoder D7001 controls the functions for the channel A input attenuator. D7002 does the same for channel B. The serial DATA out signal from D7002 is then fed to the low-to-high voltage translator D7006, which sends it on the DATA5 line at 12 V level to the mother board.

After serving the 12 V units on the mother board and time base, the serial data is returned to the adaptation unit on DATA8 and again converted into 5 V in D7004 to serve D7003, the last IC of the HEF-bus. D7003 controls the MTB/DTB external trigger input. The parallel outputs of the HEF-bus units, D7001, D7002 and D7003 appear on pins 4, 5, 6, 7, 14, 13, 12, 11 with the switching and ranging functions as shown on the diagram.




Fig.12.1. Adaptation unit, p.c.b. lay-out.




Fig. 12.2. Adaptation unit, circuit diagram

12.1 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

12.1.1	CAPACITORS			
POSNR	DESCRIPTION			ORDERING CODE
Ĉ 7001 C 7002 C 7003 C 7004	CAP.FOIL CAP.FOIL CAP.FOIL CAP.FOIL	63V 10%	100NF 100NF 100NF 100NF	5322 121 42386 5322 121 42386 5322 121 42386 5322 121 42386
C 7006 C 7007 C 7008 C 7009 C 7011	CAP.FOIL CAP.FOIL CAP.FOIL CAP.FOIL CAP.FOIL	63V 10% 63V 10% 63V 10%	100NF 100NF 100NF 100NF 100NF	5322 121 42386 5322 121 42386 5322 121 42386 5322 121 42386 5322 121 42386
C 7012 C 7013 C 7014 C 7016	CAP.FOIL CAP.ELECTROLYT. CAP.ELECTROLYT. CAP.ELECTROLYT.	-10+50%	100NF 68UF 68UF 68UF	5322 121 42386 4822 124 20689 4822 124 20689 4822 124 20689
12.1.2	INTEGRATED CIRCUI	ITS		
D 7001 D 7002 D 7003 D 7004 D 7006	INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT INTEGR.CIRCUIT	HEF4094BP HEF4094BP HEF4094BP HEF4050BP HEF4104BP	PEL PEL PEL PEL PEL	5322 209 14485 5322 209 14485 5322 209 14485 4822 209 10261 4822 209 10273
12.1.3	RESISTORS			
R 7001 R 7002 R 7003	POTM.TRIMMER RES.METAL FILM RES.METAL FILM	MTP10 20% MR25 1% MR25 1%	10K 511K 7K5	5322 101 14066 5322 116 55258 5322 116 54608
R 7804 R 7805 R 7006 R 7007 R 7008	POTM.TRIMMER RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MTP10 20% MR25 1% MR25 1% MR25 1% MR25 1%	10K 1K21 511K 7K5 10E	5322 101 14066 5322 116 54557 5322 116 55258 5322 116 54608 5322 116 50452
R 7009	RES.METAL FILM	MR25 1%	10E	5322 116 50452
12.1.4	SEMI CONDUCTORS			
V 7001	DIODE, REFERENCE	BZX79-C5V1	PEL	4822 130 34233
12.1.5	MISCELLANEOUS			
L 7001 L 7002	COIL	1500UH 680UH	TDK TDK	4822 156 21293 5322 157 52364

SIGNAL UNIT 1

SIGNAL UNIT 13

CON	TEN	TS
-----	-----	----

13. CIRCUIT DESCRIPTION OF SIGNAL UNIT.	
13.1. Circuit description of diagram 1 (channel A and B)	13-1
13.2. Circuit description of diagram 2 (MTB and DTB triggering)	13-3
13.3. Circuit description of diagram 3 (control circuits)	13-4
13.4 Locationlist of components on signal unit	13-17
13.5. Parts list	13-24
FIGURES	
13.1. Signal unit, p.c.b. lay-out.	13-8
13.2. Signal unit, circuit diagram 1 (channel A and B)	13-10
13.3. Signal unit, circuit diagram 2 (MTB/DTB triggering)	13-11
13.4. Signal unit, circuit diagram 3 (control circuits)	13-14

13. CIRCUIT DESCRIPTION OF SIGNAL UNIT.

13.1. CIRCUIT DESCRIPTION OF DIAGRAM 1 (see fig.13.2.)

The signal unit follows the input attenuator circuits and is divided over three circuit diagrams.

- Diagram 1 containing the A and B amplifier channels, gain and channel selection.
- Diagram 2, which provides the MTB/DTB trigger filtering and amplifier circuits.
- Diagram 3, which provides the necessary control circuits.

A and B amplifier channels (diagram 1)

As the A and B channels are identical, only the A channel is described.

The 50-ohm unbalanced input signal for the A attenuator is applied to pin 3 of the integrated circuit N4903, the signal base of a differential amplifier.

Basically, N4903 (OM546) contains three identical common-base circuits responsible for the gain control (divide by 1, 2 and 4), a multiplier circuit and a normal/invert, channel on/off circuit. These circuits are controlled from the associated external networks as follows:

- Supply voltage adaption is achieved by n.p.n. transistor V4903 (provides +2 V on pin 28) and p.n.p. transistor V4904 (-10 V on pin 1).
- Gain adjustment is achieved by R4902 (GAIN), which provides a constant-current source with operational amplifier N4901 and transistor V4902. This constant current of 4 mA is applied to pin 29.
- Normal/invert is controlled by 0 V and +5 V logic signals on pins 11 and 12 derived from the HEF-bus:
 - CHAN A NORMAL input on pin 11 (+5 V normal, 0 V inverted).
 - CHAN A INVERT input on pin 12 (+5 V invert, 0 V normal).

This allows the inverted signals to be compared.

Transistors V4908 and V4907 provide current sources on pins 25 and 26, which should be almost equal for well-adjusted normal/invert balance. The balance potentiometers are:

divide by potentiometer

1 : R4927 2 : R4928 4 : R4929

2.5. : R4931 (associated with the continuous control balance)

The trim-pots are selected by D4901 controlled from the HEF-bus. -The continuous control, gain adjustment and extra 2.5 gain decrease for the least sensitive position of the instrument is achieved in the multiplier stage.

The continuous gain control output apears on the combined collectors of V4912 and V4914 (N4903-7). Any reduction in the 4 mA current applied to D4903/pin 7 results in a gain increase in the multiplier stage. If V4912 is on (5 V/div position) the current is determined by the CONT A (VAR) control and the preset R4952. A divide by 2.5 base signal on V4912 brings it into conduction and diode V4911 switches the control signal via the output of operational amplifier N4902 to the base of V4912.

The CONT A signal input range is from 0 V to +10 V. However, the first few degrees of rotation of the control have no influence on the output of V4916 because of the base-emitter junction voltage which has to be overcome. As the control has no mechanical OFF switch, this "dead-angle" allows it to be a few degrees off the fully anticlockwise position without giving an UNCAL error; i.e. V4916 is still non-conducting. As CONT A (VAR) is rotated further clockwise (UNCAL) V4916 conducts to give variable control between the calibrated positions. In all other gain positions except 5 V/div, V4914 conducts (divided by 2.5- signal on its base) and diode V4913 switches the control signal via the output of operational amplifier N4902 to the base of V4914. In this case, preset R4952 is not effective as it is in the feedback loop, and only the CONT A input is active.

- The trigger pick-off signals are fed from a balanced emitter-follower stage behind the multiplier (pins 21, 23) and these are routed to circuit diagram 2.
- This emitter-follower stage feeds a series feedback amplifier with an RC compensation network connected between pins 9 and 10 to speed-up the amplification at high frequencies.
- Finally, there are three identical common-base output circuits for the 3 output (pin 14 and 16) modes:
 - channel A output signal in normal mode-
 - channel A output signal in inverted mode
 - no output signal in channel A off mode. Only the DC biasing current is coming from pin 14 and 16

The balanced 50-ohm output is applied to integrated circuit N5031 (OM547), the delay line driver. Here, the A and B channel inputs and the TRIG VIEW input from circuit diagram 2 combine. Position control

Control of vertical position (and symmetry) is effected on common-base circuits internally connected to pins 1 and 30 of N5031.

Consider channel B is active:

A +12 V command signal at ON/OFF POS B switched on V5082 of long-tailed pair V5081/V5082. Current source V5083 suplies 14 mA to the collector of V5082. This current divides to provide the emitter currents of balanced amplifier D5081. The current division depends on the setting of the Y POS B potentiometer and the SYM B preset, which control the stage via emitter-followers D5081 (1, 2, 3) and D5081 (11, 12, 13). Position changes for channel B therefore influence the current applied the N5031/pin 1 and 30.

Consider the TRIG VIEW channel is active:

When TRIG VIEW is selected a ± 12 V signal via diode V5032 is applied to the slider of R5041 to give trace position control of the trigger view signal.

Consider channel A is active:

The circuit is identical to that of channel B as previously descibed. A +12 V command signal at ON/OFF POS A switches on V5047 of long-tailed pair V5046/V5047. Current source V5048 supplies 14 mA to the collector of V5047 which divides to provide the emitter currents of differential amplifier D5046. As for the channel B circuit, this division is influenced by the position of the Y POS A control (and SYM A control R5046).

Position changes again influence the current applied to N5031/pin 1 and 30.

The N5031 switching stage incorporates an h.f. compensation network between pins 21 and 22 and provides bandwidth-limiting, controlled by a +12 V signal BWL on pin 11.

13.2. CIRCUIT DESCRIPTION OF DIAGRAM 2 (See fig.13.3.)

The A trigger pick-off signal from diagram 1 is received on pins 7 and 9 of the A selection integrated circuit N5116 (OM611). Voltage adaptors V5116 and V5117 apply the supply voltages +2 V on pin 22 and -10 V on pin 3 respectively. Trigger source control signals MTBA (pin 15) and DTBA (pin 24) are switching the DTB and MTB trigger source signals from channel A. A control signal of +12 V switches the signal through; 0 Volt blocks the signal. Similary, the B trigger pick-off from diagram 1 is received on pins 7 and 9 of the B selection integrated circuit N5121.

The MTB trigger signals from channel A or B and the EXT MTB trigger input signals, all at 50-ohm, are combined in a common-base input stage of the MTB filter integrated circuit N5126 (OM612). The EXT MTB is activated by a +12 V signal on the base of V5128, which switches the transistor off. In turn, this causes V5127 to conduct so that the EXT GAIN control R5127 on its base is operative. This varies the current to pin 28 to compensate for the magnitude of the externally applied signal.

The amplifier in the MTB filter is capacitively-coupled so that only the h.f. components are fed directly to the output (pin 17 and 19). The d.c. and l.f. components are blocked and taken out on pins 10 and 11 to a common-base amplifier V5129, V5131 and emitter-followers D5127.

The d.c. and l.f. components are the applied by switches D5126 via three paths of different bandwidths (two l.f. and one d.c.) to a series-feedback amplifier D5127 with adjustable gain preset R5169. The switching conditions for these paths are:

DC = two D5126 switches on (contacts 8,9 and 10,11)

LF REJ = D5126 switches off (range: 20 kHz - 50 kHz)

The signal path consists of C5129/R5156 and
C5131/R5157.

AC = two D5126 switches on (contacts 1,2 and 3,4): the range is 7 Hz-50 kHz.

The overall 1.f. path gain, representing the 0 - 50 kHz range, has to match the internal D5126 signal path gain (for 50 kHz to full bandwidth).

The paths combine on pins 13 and 14 to provide the reconstituted signal output on pins 17 and 19.

These outputs are applied to pins 28 and 3 of the MTB trigger amplifier integrated circuit N5129 (OM613).

The filter section of the DTB is identical to that described for the MTB.

However, the DTB trigger amplifier N5228 (OM 613) has simpler associated circuits than the MTB trigger amplifier and is therefore described first.

Supply voltage adaptation is provided by transistor V5232 (+2 V) and V5241 (-10 V).

Transistors V5234, V5237 are connected as a balanced amplifier. The balanced amplifier is influenced by the LEVEL DTB control signal. Normally, pins 24 and 6 of N5228 are at equal current division, but the LEVEL control disturbs the balance. Preset R5292 provides the +/- SLOPE balance.

Pins 11 and 13 provide a balanced output. The offset adjustment R5211 is adjusted to a no-signal zero at the Y output socket.

Preset R5310 provides level compensation to make the d.c. output voltage independent of the LEVEL control position. The current source V5248 is controlled by N5229

The DTB SLOPE control signals are applied to pin 16 of D5228. Negative slope is activated by a +12 V signal: positive slope is activated by a 0 V, which also switches on inverter V5239 and applies a positive signal to pin 21 The trigger signal can be shifted with the LEVEL DTB control. This shiftable signal is applied to a Schmitt-trigger input inside D5228. The output pulse from the Schmitt-trigger is available at pin 19 of D5228. The trigger pulses to start the DTB are fed via output pin 19 and connector X5227 to the time-base logic. The MTB trigger amplifier has similar circuits to the DTB, but in this case, it is necessarry to adjust the trigger level between the peak-to-peak level of the signal. A peak detector circuit N5128 (OQ0128) is therefore included.

This circuit is supplied with a voltage (0 ... 10 Volt) from the MTB LEVEL control and with output signals from pins 25 and 26 of the MTB trigger amplifier in order to detect the peak-to-peak level. These signals are routed to inputs 3 and 7 of the peak detector N5128. If AUTO is selected (+12 V applied to pin 13), the trigger can never exceed the peak-to-peak level of the signal. The input signal from N5129 pins 25 and 26 is also used to provide the EXT X DEFL output via V5134. This signal is routed to the X-deflection selector on the time base unit. Adjustable RC networks for trigger view square-wave compensation are connected across pin 25 and 26 of D5129.

The TRIG VIEW outputs on pins 11 and 13 are routed to the vertical channel switch on diagram 1.

The TRIG VIEW ON/OFF signal switches the TRIG VIEW display mode on via the circuit with V5143 and incorporated gain adjustment R5216. When the TRIG VIEW signal in ON (logic high), V5143 is switched off and the GAIN TRIG VIEW control R5116 can influence the base current of V5141 and hence its collector current (between 0...0,2 mA) applied to pin 15 of N5129.

When the TRIG VIEW signal is OFF (logic low), V5143 is switched on (current of 5,5 mA applied to pin 15) and V5141 is switched off.

The trigger pulses to start the MTB are fed via output pin 19 (4 mA/div) and connector X5128 to the time-base logic.

13.3. CIRCUIT DESCRIPTION OF DIAGRAM 3 (see fig.13.4.)

Most of the signal display functions are controlled by:

- a two-line bus system, serial clock (SCL) and serial data (SDA) from the CENTRAL PROCESSOR UNIT
- output enable (OE-) from the CRT Text Unit
- alternate clock (ALT CLK-) from the TB generator
- a CHOP CLOCK- derived from a 2 MHz chop oscillator formed by D5327 pins 8 to 12 with feedback via V5328. The output to D5326-7 is via transistor V5329.

The output control signals from D5326 are as follows:

- output pin 5 provides a direct output for the ON/OFF POS A control signal on diagram 1. It also provides CHAN A OFF, CHAN A INVERT and CHAN A NORMAL commands to diagram 1. An output via the emitter-follower level adaptor V5332 switches on channel A (+5 V on D5328-9 inverter input gives a low output on D5328-8). The +5 V on AND-gate inputs D5329-5 and D5329-9 also conditions the CHAN A INVERT and CHAN A normal signals. A parallel output signal from D5333-14 of the HEF-bus is fed via the emitter-follower level adaptor V5333 to provide the other gate inputs to select CHAN A INVERT or CHAN A NORMAL. A logic high input from D5333-14 switches via V5333 to give a CHAN A NORMAL signal via D5329-8 (output remains high). At the same time, the inverter output D5328-6 gives a logic low input to D5329-4 which inhibits the CHAN A INVERT signal (low on D5329-6).

Conversely, a logic low input from D5333-14 of the HEF-bus switches via V5333 to give a CHAN A INVERT signal via inverter D5328-6 and AND-gate D5329-6 (high). At the same time, a logic low in D5329-10 inhibits the CHAN NORMAL signal (low on D5329-8). These selection modes can be summarised in the following truth table.

MODES SELECTED	OUTPUT SIGNALS CHAN A OFF	TO CHANNEL .	A SWITCH N4903: RT CHAN A NORMAL	
CHAN A OFF	Н	L	L	
CHAN A NORMAL	L	L	H	
CHAN A INVERT	L	H	L	

- Output pin 1 of D5326 provides the ON/OFF TRIG VIEW signal used by MTB trigger amplifier N5129/pin 15 on diagram 2.
- Output pin 4 of D5326 provides the ON/OFF POS B output and the CHAN B OFF, CHAN B NORMAL/INVERT commands as described for channel A. The NORMAL/INVERT functions are controlled from HEF-bus line D5333-13 and the truth table is as follows:

MODES SELECTED	OUTPUT SIGNALS CHAN B OFF	TO CHANNEL B S CHAN B INVERT	WITCH N496/: CHAN B NORMAL
CHAN B OFF	Н	Т.	Т.
CHAN B INVERT	L L	H	Ĩ.
CHAN V NORMAL	L L	L	Н

- Output pin 8 (CHOP SWITCH) switches the 2 MHz chop oscillator via R5340: High = oscillator on Low = oscillator off

An oscillator output via NAND-gate D5327 and V5327 provides a blankingsignal to the X/Z amplifier during the channel change over period in the CHOP mode.

- Output pin 23 routes the DTB B signal to N5121/pin 24 on diagram 2.
- Output pin 24 routes the DTB A signal to N5116/pin 24 on diagram 2.
- Output pin 26 routes the MTB B signal to N5121/pin 15 on diagram 2.
- Output pin 27 routes the MTB A signal to N5116/pin 15 on diagram 2.
- Output pin 12 of D5326 connects the DTBS (DTB switch) signal to the Mother Board (delay=0 V, delay + delta t = +12 V). This signal is used on the time base unit.
- Output pin 11 of D5326 connects the TS (trace separation) signal to the Final Y Amp control (MTB trace = 0 V, DTB trace = +12 V)
- Output pin 10 of D5326 connects the TBS (time-base switch) choice via the Mother Board (MTB = +12 V, DTB = 0 V). This signal is used on the time base unit.


13

The remaining control circuits on diagram 3 consist of:

- A -5 V supply for various circuit elements, derived by V5337 from the -13 V supply line.
- Integrated circuits D5331, D5332 and D5333 of the HEF 4094-bus, controlled by the serial-bus signals DATA6, ENSCP and SERCLK coming from the central microcomputer via the adaptation unit and the mother board. The parallel outputs from D5331, D5332 and D5333 are active high and operate the logic levels of 0 V and +12 V.

NOTE: if more than one vertical channel must be displaued in combination with MAIN TB intensified and DEL'D TB, the control IC D 5326 controls the display sequence as follows:

- the vertical channels are displayed in the sequence A, A+B, B, TRIG VIEW and then again A, A+B, ... and so on. If a channel in this row is not selected it is of course skipped.
- a vertical channel (e.g. Channel A) is displayed first with MAIN TB intensified and then with DEL'D TB. After this the next vertical channel (in this case Channel B) is displayed first with MAIN TB intensified and then with DEL'D TB.



13




Fig.13.2. Signal unit, circuit diagram 1 (Channel A and B)

Fig.13.3. Signal unit, circuit diagram 2 (MTB/DTB triggering)

13




Fig.13.4. Signal unit, circuit diagram 3 (Control circuits)

13.4 LOCATION LIST OF COMPONENTS ON SIGNAL UNIT

13.4.1 CAPACITORS

С	4901	D1	C 5036	D3	C 5158	D4
С	4902	D1	C 5037	D3	C 5159	E4
С	4903	F1	C 5038	D3	C 5226	A1
С	4904	F1	C 5039	D2	C 5227	А3
С	4905	E1	C 5041	D3	C 5228	в3
С	4906	D2	C 5046	E3	C 5229	A2
С	4907	E1	C 5047	E3	C 5230	A2
С	4908	E1	C 5048	E3	C 5231	в3
С	4909	E2	C 5049	E3	C 5232	в3
С	4910	E1	C 5051	F3	C 5233	A3
С	4911	E1	C 5052	D3	C 5234	
С	4912	E1	C 5081	E2	C 5235	В2
	4913	E1	C 5082	E2	C 5236	A4
С	4914	E1	C 5083	E2	C 5237	A4
С	4915	D1	C 5084	E2	C 5238	Α4
		E1	C 5086	F2	C 5239	A2
С	4917	F1	C 5087	D2	C 5240	A4
С	4918	F1	C 5088	C2, D2	C 5241	Α4
С	4919	F2	C 5116	F1	C 5242	A2
С	4921	F2	C 5117	D2	C 5243	Α4
C	4922	F2	C 5118	F1	C 5245	в3
C	4923	B1	C 5119	D1	C 5246	Α4
C	4943	B1	C 5121	A1	C 5247	Α4
C	4965	C1	C 5122	В2	C 5248	A4
Ċ	4966	C1	C 5123	Al	C 5249	В4
С	4967	C1	C 5124	В1	C 5251	A4
	4968	A1	C 5125	В2	C 5252	Α4
	4969	Al	C 5126	В2	C 5253	в3
	4971	C2	C 5127	С3	C 5254	в3
	4972	Al	C 5128	D3	C 5256	
С	4973		C 5129	D3	C 5257	В4
С	4974	C2	C 5131	С3	C 5258	в3
С	4975	В1	C 5132	C3	C 5264	F3
С	4976	C1	C 5133	C3	C 5326	F4
С	4977	C1	C 5134		C 5327	F4
С	4978	C1	C 5135	C2	C 5328	E4
С	4979	C1	C 5136	E4	C 5329	F4
С	4980	C1	C 5138	В4	C 5331	F4
С	4981	B1	C 5139	В4	C 5332	F4
С	4982	A1	C 5141	В4	C 5333	F4
С	4983	A2	C 5142	В4	C 5334	F4
С	4984	C1	C 5143	В4	C 5336	F4
C	4985	C1	C 5144	C4	C 5337	E3
С	4986	F2	C 5145	C4	C 5338	E3
С	4987	F2	C 5146	C4	C 5339	E3
С	4988	A1	C 5147	C4	C 5341	E3
С	4989	A1	C 5148	В4	C 5342	E4
	5030	C3	C 5149	E4	C 5343	E4
	5031	D3	C 5151	C4	C 5344	E3
С	5032	C3	C 5153	C4	C 5345	E4
С	5033	СЗ	C 5154	C4	C 5346	E3
	5034	D3	C 5156	C4	C 5349	E4
С	5035	C3	C 5157	D4	C 5351	E4

С	5354	E4
С	5355	E4
С	5356	E3
С	5357	F4
С	5358	F4
С	5359	F3
С	5361	F3
C	5362	F3
С	5363	F3
С	5364	
С	5366	F4
С	5367	F3
С	5368	F2
С	5369	F2
С	5371	F3
С	5372	F3

13.4.2 INTEGRATED CIRCUITS

-	/ 001	771
-D	4901	Fl
D	4966	A1
D	5046	E3
D	5081	E2
D	5126	C2
D	5127	
D	5128	В4
D	5226	в2
D	5227	A3
D	5229	В3
D	5326	F4
D	5327	F4
D	5328	F3
D	5329	F2
D	5331	F2
D	5332	F2
D	5333	F3

N 4901 D1N 4902 F1N 4903 E1 N 4966 A1 N 4967 C1 N 5031 D3N 5116 D1N 5121 B1 N 5126 В3 N 5127 C3 N 5129 C4 N 5226 А3 N 5228 Α4

13.4.3 RESISTORS

R	4901	D1	R 4971	D1	R 5038	D3
	4902	D1	R 4972	C1	R 5039	D3
	4903	D1	R 4973	A1	R 5040	D2
	4904	D1	R 4974	A1	R 5041	D2
		D1	R 4975	C1	R 5042	D3
R	4907	D1	R 4976	A1	R 5043	D3
R	4908	F1	R 4977	A1	R 5044	D2
	4909	F1	R 4978	B2	R 5046	D3
	4910	E1	R 4979	B1	R 5047	D3
	4911	F1	R 4981	B1, C1	R 5048	D3
	4912	F1	R 4982	B1	R 5049	D3
	4913	D2	R 4983	B1	R 5051	E3
	4914	D1	R 4984	B1	R 5052	E3
	4916	D1, E1	R 4986	B1	R 5053	E3
	4917	E1	R 4987	A1	R 5054	E3
	4918	F1	R 4988	A1	R 5056	E3
	4919	E1	R 4989	B1	R 5057	E3
	4921	E1	R 4991	B1	R 5058	E3
	4922	E1	R 4992		R 5059	_
	4923	E1	R 4993	B1	R 5061	E3
	4924	E1	R 4994	B1	R 5062	D3
	4926	F1	R 4996	B1	R 5063	E3
	4927	E1	R 4997	B1	R 5064	E3
	4928	E1	R 4998	B1	R 5066	E3
R		E1	R 4999	B1	R 5067	D3
	4931	E1	R 5001	C1	R 5068	E3
	4932	E1	R 5002	C1	R 5069	E3
	4933	E1	R 5003	C1	R 5071	E3
	4934	E1	R 5004	C1 .	R 5072	E3
	4936	E1	R 5006	C1	R 5073	E3
	4937	E1	R 5007	B2	R 5074	E3
	4938 4939	E1	R 5008	A1	R 5076 R 5077	E3 E2
	4939	E1	R 5009 R 5011	Al Al	R 5077	C3
	4941	E1 E1	R 5011	Al	R 5079	D2
	4942	F1	R 5012	A1	R 5082	D2
	4944	F1	R 5014	A1	R 5083	D2
	4946	F1	R 5014	Al	R 5084	D2
	4947	F1		Al	R 5086	E2
	4948	E1	R 5017	A2	R 5087	E2
	4949	E1	R 5019	A2	R 5088	E2
	4951	F1	R 5021	A2	R 5089	E2
	4952	F2	R 5022	A2	R 5090	C2
	4953	F1	R 5023	A2	R 5091	E2
	4954	F1	R 5024	F2	R 5092	E2
	4956	F1	R 5026	F2	R 5093	E2
	4957	F1	R 5027	F2	R 5094	E2
	4958	F2	R 5030	C3	R 5095	C2
	4959	F2	R 5031	D3	R 5096	E2
	4961	F2	R 5032	C3		
	4962	F2	R 5033	C3	R 5097	D2
	4966	C1	R 5034	D3	R 5098	E2
	4967	C1	R 5035	D2	R 5099	E2
	4968	C1	R 5036	D3	R 5101	E2
	4969	C1	R 5037	D3	R 5102	D2

R 5103	E2	R 5161	СЗ	R 5218	E4	
R 5104	E2	R 5162	C3	R 5219	E4	
R 5105	C4	R 5163	СЗ	R 5220	E4	
R 5106	E2	R 5164	C3	R 5221	C4	
R 5107	E2	R 5165	C3	R 5222	В4	
R 5108	E3	R 5166	C3	R 5223	В4	
R 5109	E2	R 5168	C3			
R 5111	E2	R 5169	C4	R 5225	A1	
R 5112	E2	R 5170	C3	R 5226	A1	
R 5112	C2	R 5171	C3	R 5227	A2	
R 5115	F1	R 5172	C3	R 5228	A2	
R 5116	F1	R 5172	C3	R 5229	A2	
R 5117	D2	R 5174	E4	R 5230	A2	
R 5117	F1	R 5174	B4	R 5231	A2	
	F1	R 5175	E4	R 5232	A3	
R 5119		R 5176	E4	R 5232	A3	
R 5120	A1	R 5177	E4	R 5234	A3	
R 5121	A1					
R 5122	В2	R 5179	B4	R 5235	A2	
R 5123	A1	R 5180	B4	R 5236	A3	
R 5124	A1	R 5181	B4	R 5237	A2	
R 5125	B2	R 5182	B4	R 5238	A2	
R 5126	B2	R 5183	B4	R 5239	A3	
R 5127	B2	R 5184	В4	R 5240	A3	
R 5128	B2	R 5185	В4	R 5241	A3	
R 5129	B2	R 5186	В4	R 5242	A3	
R 5130	B2	R 5187	В4	R 5243	A3	
R 5131	B2	R 5188	В4	R 5244	A3,	В3
R 5132	C3	R 5189	В4	R 5245	A2	
R 5133	C3	R 5190	C4	R 5246	A2	
R 5134	C3	R 5191	C4	R 5247	A2	
R 5135	C4	R 5192	C4	R 5248	A2	
R 5136	C3	R 5193	C4	R 5249	в3	
R 5137	C2	R 5194	C4	R 5250	A3	
R 5138	B2	R 5195	В3	R 5251	В3	
R 5139	C3	R 5196	в3	R 5252	В3	
R 5140	C3	R 5197	в3	R 5253	A3	
R 5141	C3	R 5198	C4	R 5254	В3	
R 5142	C3	R 5199	C4	R 5256	В3	
R 5143	C3	R 5200	C4	R 5257	B3	
R 5144	C3	R 5201	C4	R 5258	В3	
R 5145	C2	R 5202	В3	R 5259	A3	
R 5146	C2	R 5203	в3	R 5260	В3	
R 5147	C2	R 5204	в3	R 5261	в3	
R 5148	C2	R 5205	в3	R 5262	A3	
R 5149	С3	R 5206	E4	R 5263	В3	
R 5150	C3	R 5207	D4	R 5264	A3	
R 5151	С3	R 5208	D4	R 5265	A3	
R 5152	C3	R 5209	E4	R 5266	A3	
R 5153	C3	R 5210	E4	R 5268	A3	
R 5154	C3	R 5211	D4	R 5269	A4	
R 5155	B4	R 5212	D3	R 5270	A3	
R 5156	D3	R 5213	D3	R 5271	A3	
R 5157	C3	R 5214	D4	R 5272	A3	
R 5158	C3	R 5215	B4	R 5273	A3	
R 5159	C3	R 5216	D4	R 5274	A4	
R 5160	C3	R 5217	D4	R 5275	A4	
V DIOO	03	R JEII	דע	R 32/3	***	

F2 F3 F3

R	5276	A4	R 5331	F4	R 5388
R.	5277	A4	R 5332	F4	R 5389
	5278	A2	R 5333	F4	R 5390
R.	5279	A2	R 5334	F4	
R .	5280	A3	R 5336		
	5281	A3	R 5337	F4	
	5282	A3	R 5338	F4	
	5283	A4	R 5339	F4	
	5284	A4	R 5340	F4	
	5285	A4	R 5341	E3	
	5286	A3	R 5342	E3	
	5287	A3	R 5343	E3	
	5288	A3	R 5344	E3	
	5289	A4	R 5346	E3	
	5290	A3, A4	R 5347	E3	
	5291	A3, A4	R 5348	E3	
	5292	A4	R 5349	E3	
	5293	A4	R 5350	E4	
	5294	В4	R 5351	E4	
	5296	В4	R 5352	E4	
	5297	A2	R 5353	E4	
	5298	A2	R 5354	D4	
	5299	A4	R 5355	E4	
	5300	A3	R 5356	E3	
	5301	A3	R 5357	D3	
	5302	В4	R 5358	D3	
	5303	В4	R 5359	F4	
	5304	В4	R 5360	F3	
	5305	В3	R 5361	F4	
	5306	В3	R 5362	F4	
	5307	В3	R 5363	F4	
	5308	В3	R 5364	F4	
	5309	В3	R 5366	F3	
	5310	В3	R 5367	F3	
R	5311	В3	R 5368	F3	
R	5312	В3	R 5369	F3	
R	5313	В3	R 5370	F2	
R	5314	В3	R 5371	F2	
	5316	B3 ~	R 5372	F3	
R	5317	В3	R 5373	F3	
R	5318	В4	R 5374	F3	
R	5319	В3	R 5376	F3	
R	5320	В4	R 5377	F3	,
R	5321	В4	R 5378	F3	
R	5322	В3	R 5379	F3	
R	5323	В4	R 5380	F2	
R	5324		R 5381	F2	
R	5326	F4	R 5382	F2	
R	5327	F4	R 5383	F2	
R	5328	E4	R 5384	F2	
	5329	E4	R 5386	F3	
R	5330	F4	R 5387	F3	

SEMI-CONDUCTORS

V 4901	D1	V 5136 C4
V 4902	D1 ·	V 5137 E4
V 4903	F1	V 5138 E4
V 4904	F1	V 5139 E4
V 4906	D1	V 5140 B4
V 4907	E1	V 5141 E4
V 4908	E1	V 5142 E4
V 4909	F1	V 5143 E4
V 4910	F1	V 5143 E4
V 4911	F1	V 5144 C
V 4911 V 4912	F1	
	F1	V 5227 A2
V 4914	F1	V 5228 A2
V 4916	F1	V 5229 A3
V 4966	C1	V 5231 A3
V 4967	C1	V 5232 A2
V 4968	A1	V 5233 A3
V 4969	A1	V 5234 A4
V 4971	B1	V 5236 A4
V 4972	В1	v 5237 A3
V 4973	B1	V 5238 A
V 4974	A1	V 5239 A4
V 4976	A 1	V 5241 A2
V 4977	A1	V 5242 B3
V 4978	A1	V 5243 B3
V 4979	A1	V 5244 B3
V 4981	A2	V 5326 F4
V 5031	D3	V 5327 F4
V 5032	D2	V 5328 F4
V 5033	D3	V 5329 F4
V 5046	E3	V 5331
v 5047	E3	V 5332 F3
V 5048	E3	V 5333 F3
v 5049	E3	V 5334 F3
V 5051	E3	V 5336 F2
V 5031	E2	V 5337 F3
V 5081	E2	V 3337 F3
V 5083	E2	
V 5084	E2	
V 5086	E2	
V 5116	F1	
V 5117	F1	
V 5121	A1	
V 5122	A1	
V 5126	B2	
V 5127	B2	
V 5128	B2	
V 5129	C3	
V 5131	C3	
V 5132	E4	
V 5133	E4	
V 5134	В4	

V 5135

В4

N	4901	D1
N	4902	F1
N	4903	E1
N	4966	A1
N	4967	C1
N	5031	D3
N	5116	D1
N	5121	B1
N	5126	В3
N	5127	C3
N	5129	C4
N	5226	A3
N	5228	A4
C	ONNECTO	DC
- C	ソロガロクエク	'VO
C	MNECIO	N.O
	4901	E1
X		_
X X	4901	E1
X X X	4901 4966	E1 C1
X X X	4901 4966 5032	E1 C1 D4
X X X X	4901 4966 5032 5126	E1 C1 D4 C2
X X X X X	4901 4966 5032 5126 5127	E1 C1 D4 C2 C4
X X X X X X	4901 4966 5032 5126 5127 5128	E1 C1 D4 C2 C4 D4
X X X X X X X	4901 4966 5032 5126 5127 5128 5226	E1 C1 D4 C2 C4 D4 A2
X X X X X X X X	4901 4966 5032 5126 5127 5128 5226 5227	E1 C1 D4 C2 C4 D4 A2 B4
X X X X X X X X	4901 4966 5032 5126 5127 5128 5226 5227 5228	E1 C1 D4 C2 C4 D4 A2 B4 B4
X X X X X X X X X	4901 4966 5032 5126 5127 5128 5226 5227 5228 5325	E1 C1 D4 C2 C4 D4 A2 B4 B4
X X X X X X X X X X X X X X X X X X X	4901 4966 5032 5126 5127 5128 5226 5227 5228 5325 5326	E1 C1 D4 C2 C4 D4 A2 B4 B4 D4 F4

13.5 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

	500	,,,,,,	• 11111	JIMILLON	W = 1110	OI 110) I I ()	•
13.5.1		CAPAC	ITORS					
P	DSNR	DESC	RIPTIO	DN		ORDE	RING	CODE
CCCC	4901 4902 4903 4904	-20- -20-	+50% +50% +50% +50%	10NF 10NF 10NF 10NF		4822 4822 4822 4822	122 122	31414 31414 31414 31414
ccccc	4906 4907 4908 4909 4910	63V	20% 10% 10% 5% 10%	6.8UF 100NF 100NF 1UF 4.7NF		5322 5322 5322 5322 5322 4822	121 121 121	42492 42492
	4911 4912 4913 4914 4915	63V 100V 100V	10%	100NF 33NF 10NF 680PF 330PF		5322 5322 5322 4822 4822	121 121 121 122 122	42497 42495
ccccc	4916 4917 4918 4919 4920	-20	20% +50% +50% 2% 25PF	6.8UF 10NF 10NF 10PF 1.5PF		4822 4822	122 122 122	14069 31414 31414 32185 32101
ccccc	4921 4922 4923 4966 4967	-20-	2% 2% +50% +50% +50%	10PF 10PF 10NF 10NF 10NF		4822 4822	122 122 122	32185 32185 31414 31414 31414
C C	4968 4969 4971 4972 4973	-20- 16V 63V	+50% +50% 20% 10% 10%	10NF 10NF 6.8UF 100NF 100NF		5322	122	31414 14069
C C C	4974 4975 4976 4977 4978	0.2		1UF 4.7PF 100NF 33NF 10NF		5322 4822 5322 5322 5322	122 121 121	31822 42492 42497
С	4979 4980 4981 4982 4983	16V -20+ -20+	2%	680PF 330PF 6.8UF 10NF 10NF		4822 5322 4822	122 124 122	30053 31353 14069 31414 31414
C C C C C	4984 4985 4986 4987 4988	-204	2% 2% 2% 2% +50%	10PF 100PF 10PF 10PF 10NF		4822	122 122 122 122 122	32185 31316 32185 32185 31414
c c c c c c	5020 5030 5031 5032 5033	300V 16V 63V 100V	1.8 20% 10% 10% 10%	10PF 6.8UF 100NF 22NF 3.3NF		5322 5322 5322 5322 4822	125 124 121 121 122	50049 14069 42492 42496 30099
ccccc	5034 5035 5036 5037 5038	16V -201 16V	10% 20% 2% +50% 20%	680PF 6.8UF 330PF 10NF 6.8UF		4822 4822	124 122 122	30053 14069 31353 31414 14069

C 5039	0.25PF	2.2PF	4822 122 31036
C 5041 C 5046 C 5047 C 5048	0.25PF -20+50% -20+50% -20+50%	2.2PF 10NF 10NF 10NF	4822 122 31036 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
C 5049	2%	22PF	5322 122 32143
C 5051	2%	10PF	4822 122 32185
C 5052	-20+50%	10NF	4822 122 31414
C 5081	-20+50%	10NF	4822 122 31414
C 5082	-20+50%	10NF	4822 122 31414
C 5083	2%	10PF	4822 122 32185
C 5084	2%	22PF	5322 122 32143
C 5086	2%	10PF	4822 122 32185
C 5087	-20+50%	10NF	4822 122 31414
C 5088	63V 10%	680NF	5322 121 42494
C 5116	-20+50%	10NF	4822 122 31414
C 5117	16V 20%	6.8UF	5322 124 14069
C 5118	-20+50%	10NF	4822 122 31414
C 5119	10%	680PF	4822 122 30053
C 5121	-20+50%	10NF	4822 122 31414
C 5122	16V 20%	6.8UF	5322 124 14069
C 5123	-20+50%	10NF	4822 122 31414
C 5124	10%	680PF	4822 122 30053
C 5126	-20+50%	10NF	4822 122 31414
C 5127	16V 20%	6.8UF	5322 124 14069
C 5128	16V 20%	6.8UF	5322 124 14069
C 5129	10%	1.5NF	4822 122 31169
C 5131	10%	1.5NF	4822 122 31169
C 5132	16V 20%	6.8UF	5322 124 14069
C 5133	63V 10%	220NF	5322 121 42493
C 5135	-20+50%	10NF	4822 122 31414
C 5136	-20+50%	10NF	4822 122 31414
C 5138	63V 10%	100NF	5322 121 42492
C 5139	63V 10%	100NF	5322 121 42492
C 5141	63V 10%	100NF	5322 121 42492
C 5142	63V 10%	100NF	5322 121 42492
C 5143	63V 10%	100NF	5322 121 42492
C 5144	2%	220PF	4822 122 30094
C 5145	2%	22PF	5322 122 32143
C 5146	100V 10%	22NF	5322 121 42496
C 5147	63V 10%	100NF	5322 121 42492
C 5148	16V 20%	2.2UF	4822 124 10204
C 5149	-20+50%	10NF	4822 122 31414
C 5151	-20+50%	10NF	4822 122 31414
C 5153	63V 10%	100NF	5322 121 42492
C 5154	-20+50%	10NF	4822 122 31414
C 5156	-20+50%	10NF	4822 122 31414
C 5157	-20+50%	10NF	4822 122 31414
C 5158	16V 20%	6.8UF	5322 124 14069
C 5159	2%	100PF	4822 122 31316
C 5210	300V	2/18PF	5322 125 50051
C 5226	-20+50%	10NF	4822 122 31414
C 5227	16V 20%	6.8UF	5322 124 14069
C 5228	16V 20%	6.8UF	5322 124 14069
C 5229	10%	1.5NF	4822 122 31169
C 5231	10%	1.5NF	4822 122 31169
C 5232	16V 20%	6.8UF	5322 124 14069
C 5233	25V 20%	1UF	4822 124 20944
C 5235	-20+50%	10NF	4822 122 31414
C 5236	63V 10%	100NF	5322 121 42492
C 5237	100V 10%	22NF	5322 121 42496
C 5238	10%	470PF	4822 122 30034
C 5239	-20+50%	10NF	4822 122 31414
C 5240	2%	33PF	5322 122 32072
C 5242	-20+50%	10NF	4822 122 31414

C C C	5245 5246 5247	-20+50% 0.25PF 63V 10% -20+50% -20+50%	10NF 6.8PF 100NF 10NF 10NF	4822 122 4822 122 5322 121 4822 122 4822 122	31049 42492 31414
CCCC	5251 5252 5253	-20+50% 16V 20% 0.25PF 63V 10% 0.25PF	10NF 6.8UF 2.7PF 100NF 6.8PF	4822 122 5322 124 4822 122 5322 121 4822 122	14069 31038 42492
C C C C C	5326 5327 5328	2% -20+50% 10V 20% -20+50% 10%	100PF 10NF 33UF 10NF 680PF	4822 122 4822 122 4822 124 4822 122 4822 122	31414 40963 31414
00000	5332 5333 5334	2% 2% 2% -20+50% 2%	15PF 10PF 10PF 10NF 56PF	4822 122 4822 122 4822 122 4822 122 4822 122	32185 32185 31414
C C C C C	5338 5339 5341	-20+50% -20+50% -20+50% -20+50% 10V 20%	10NF 10NF 10NF 10NF 33UF	4822 122 4822 122 4822 122 4822 122 4822 124	31414 31414 31414
CCCCC	5344 5345 5346	-20+50% 16V 20% 10V 20% -20+50% 16V 20%	10NF 6.8UF 33UF 10NF 6.8UF	4822 122 5322 124 4822 124 4822 122 5322 124	14069 40963 31414
C C C C C C	5354 5355 5356	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414
CCCCC	5359 5361 5362	-20+50% 2% 2% 2% 2% 2%	10NF 10PF 10PF 10PF 10PF	4822 122 4822 122 4822 122 4822 122 4822 122	32185 32185 32185
С	5367 5368	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122	31414
C	5371 5372	-20+50% -20+50%	10NF 10NF	4822 122 4822 122	
13.5.2		INTEGRATED	CIRCUITS		
D D	4901 4966 5046 5081	HEF4066BP HEF4066BP ARRAY OQ ARRAY OQ		5322 209 5322 209 5322 209 5322 209	10357 80992
D D D	5126 5127 5128 5226 5227	HEF4066BP ARRAY OQ OQ 0128 HEF4066BP ARRAY OQ	0127 PEL	5322 209 5322 209 5322 209 5322 209 5322 209	80992 82925 10357
D D D D D	5229 5327 5328 5329 5331 5332 5333 5326	ARRAY 00 N74LS132N N74LS04N N74LS08N HEF4094BP HEF4094BP HEF4094BP (type: 0Q020	SIG SIG SIG PEL PEL PEL	5322 209 5322 209	85201 80783 84995 10421 10421

N	4901 4902 4903	NE5532N NE5532N OM 546		SIG SIG	5322 5322 5322	209	86234 86234 82926
N N N N	4966 4967 5031 5116 5121	NE5532N OM 546 OM 547 OM 611 OM 611		SIG	5322 5322 5322 5322 5322 5322		86234 82926 82928 82927 82927
N N N	5126 5129 5226 5228	0M 612 0M 613 0M 612 0M 613			5322 5322 5322 5322	209 209 209 209	82929 82931 82929 82931
13.5.3		RESISTOR					
R R	4901 4902 4903 4904 4906 4907 4908	MRS25 0.3W MRS25 MRS25 MRS25 MRS25 MRS25	25% 1% 1% 1% 1%	2K87 10K 21K5 51E1 100E 1K21 1K96	5322 4822 5322 5322 5322 4822 5322	116 105 116 116 116 116	53513 10455 53241 53213 53126 52956 53237
	4909 4910 4911 4912 4913	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	2K61 100E 3K83 681E 2E15	5322 5322 4822 4822 5322	116 116 116 116 116	53327 53126 53079 53123 53722
R R R R	4914 4915 4916 4917 4918	MRS25 MRS25 MRS25 MRS25 0.	1%	3K48 51E1 4K22 100E 158E	4822 5322 5322 5322 5322	116 116 116 116 116	53315 53213 53246 53126 53172
R R R R	4919 4920 4921 4922 4923	MRS25 MRS25	1% 1% 1% 1% 1%	158E 1K47 1K 100E 100E	5322 5322 4822 5322 5322	116 116 116 116 116	53172 53185 53108 51701 51701
	4924 4926 4927 4928 4929	0.3W	1% 1% 25% 25% 25%	1K78 21K5 22K 22K 22K 22K	5322 5322 5322 5322 5322 5322	116 116 105 105 105	53208 53241 20035 20035 20035
R R R R	4931 4932 4933 4934 4936	0.3W MRS25 MRS25 MRS25 MRS25	1%	22K 42K2 42K2 42K2 42K2 1K96	5322 5322 5322 5322 5322	105 116 116 116 116	20035 53431 53431 53431 53237
R R R R	4937 4938 4939 4941 4942	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	1K47 511E 237E 215E 2E15	5322 5322 5322 5322 5322	116 116 116	53185 53135 53259 53325 53722
R R R R	4943 4944 4946 4947 4948	MRS25 MRS25 MRS25 MRS25 MRS25	1%	10K 3K16 2K61 100E 5K11	4822	116 116	53022 53021 53327 53126 53494
R R R R	4949 4951 4952 4953 4954	MRS25 MRS25 0.3W MRS25 MRS25	1% 1% 25% 1% 1%	5K11 1K47 2K2 1K21 1K62	5322 5322 5322 4822 5322	116 116 105 116 116	53494 53185 20033 52956 53257
R R R R	4956 4957 4958 4959 4961	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	10K 10K 10K 2K15 2K15	4822 4822 4822 5322 5322	116 116	53022 53022 53022 53239 53239

R R R R R	4962 4966 4967 4968 4969	MRS25 MRS25 0.3W MRS25 MRS25	1% 1% 25% 1% 1%	2K87 10K 21K5		5322 5322 4822 5322 5322	116 116 105 116 116	53513
R R R R R	4971 4972 4973 4974 4975	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	100E 1K21 1K96 2K61 100E		5322 4822 5322 5322 5322		53126 52956 53237 53327 53126
R R R R R	4976 4977 4978 4979 4980	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	2E15		4822 4822 5322 4822 5322	116	53123 53722
R R R R R	4981 4982 4983 4984 4986	0.	1% 1% 1% 1% 1%	4K22 100E 158E 158E 1K		5322 5322 5322 5322 4822	116 116 116 116 116	53126 53172 53172
R R R R	4987 4988 4989 4991 4992			100E 100E 1K78 21K5 22K		5322 5322 5322 5322 5322	116 116 116 116 105	51701 51701 53208 53241 20035
R R R R R	4993 4994 4996 4997 4998	0.3W 0.3W 0.3W MRS25 MRS25	25% 25% 25% 1% 1%	22K 22K 22K 42K2 42K2	i	5322 5322 5322 5322 5322	105 105 105 116 116	
R R R R R	4999 5001 5002 5003 5004	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	42K2 1K96 1K47 511E 237E		5322 5322 5322 5322 5322	116 116 116 116 116	53431 53237 53185 53135 53259
R R R R R	5006 5007 5008 5009 5011	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	215E 2E15 10K 3K16 2K61	,	5322 5322 4822 4822 5322	116 116 116 116 116	53325 53722 53022 53021 53327
R R R R R	5012 5013 5014 5016 5017	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1%	100E 5K11 5K11 1K47 2K2		5322 5322 5322 5322 5322 5322	116 116 116 116 116	53126 53494 53494 53185 20033
R R R R R	5018 5019 5020 5021 5022	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	1K21 1K62 2K37 10K 10K		4822 5322 5322 4822 4822	116 116 116 116 116	52956 53257 53536 53022 53022
R R R R R	5023 5024 5026 5027 5030	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	10K 2K15 2K15 2K15 2K15 1K21		4822 5322 5322 5322 4822	116 116 116 116 116	53022 53239 53239 53239 53239 52956
R R R R R	5031 5032 5033 5034 5035	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	1K21 287E 261E 511E 1K96		4822 5322 5322 5322 5322 5322	116 116 116 116 116	52956 53221 53549 53135 53237
R R R R	5036 5037 5038 5039 5040	MRS 25 MRS 25 MRS 25 MRS 25 MRS 25	1% 1% 1% 1% 1%	26E1 1K96 2K61 14E7 5K11		5322 5322 5322 4822 5322	116 116 116 116 116	53723 53237 53327 53037 53494

R R R R R	5041 5042 5043 5044 5046	0.3W MRS25 MRS25 MRS25 0.3W	1% 1% 1%	22K 23E7 5K11 10K 10K		5322 5322 5322 4822 4822	105 116 116 116 116	20035 53606 53494 53022 10455
R	5047	MRS25	1%	162K		5322	116	53535
R	5048	MRS25	1%	5K11		5322	116	53494
R	5049	MRS25	1%	316K		4822	116	53058
R	5051	MRS25	1%	100E		5322	116	53126
R	5052	MRS25	1%	51E1		5322	116	53213
R R R R R	5053 5054 5056 5057 5058	MRS25 MRS25 MRS25 MRS25 MRS25	1%	5K11 750E 750E 147E 147E		5322 5322 5322 5322 5322	116 116 116 116 116	53494 53265 53265 53569 53569
R	5059	MRS25	1%	51E1		5322	116	53213
R	5061	MRS25	1%	100E		5322	116	53126
R	5062	MRS25	1%	7K5		4822	116	53028
R	5063	MRS25	1%	11K		4822	116	52907
R	5064	MRS25	1%	5K11		5322	116	53494
R R R R R	5066 5067 5068 5069 5071	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	10K		5322 4822 5322 4822 5322	116 116 116 116 116	53222 53022 53213 53022 53332
R	5072	MRS25	1%	8K25		5322	116	53267
R	5073	MRS25	1%	100E		5322	116	53126
R	5074	MRS25	1%	10K		4822	116	53022
R	5076	MRS25	1%	10K		4822	116	53022
R	5077	MRS25	1%	10C		5322	116	53126
R R R R	5079 5081 5082 5083 5084	0.3W 0.3W MRS25 MRS25 MRS25	25% 25% 1% 1% 1%	22K 10K 162K 5K11 316K		5322 4822 5322 5322 4822		20035 10455 53535 53494 53058
R R R R R	5086 5087 5088 5089 5090	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1% 1% 25%	100E 51E1 5K11 750E 47K		5322 5322 5322 5322 5322 5322	116 116 116 116 116	53126 53213 53494 53265 20036
R	5091	MRS25	1%	750E		5322	116	53265
R	5092	MRS25	1%	147E		5322	116	53569
R	5093	MRS25	1%	147E		5322	116	53569
R	5094	MRS25	1%	51E1		5322	116	53213
R	5095	MRS25	1%	12K1		4822	116	52957
R	5096	MRS25	1%	100E		5322	116	53126
R	5097	MRS25	1%	7K5		4822	116	53028
R	5098	MRS25	1%	11K		4822	116	52907
R	5099	MRS25	1%	5K11		5322	116	53494
R	5101	MRS25	1%	56K2		5322	116	53222
R	5102	MRS25	1%	10K		4822	116	53022
R	5103	MRS25	1%	51E1		5322	116	53213
R	5104	MRS25	1%	10K		4822	116	53022
R	5105	MRS25	1%	511E		5322	116	53135
R	5106	MRS25	1%	383E		5322	116	53332
R	5107	MRS25	1%	8K25		5322	116	53267
R	5108	MRS25	1%	100E		5322	116	53126
R	5109	MRS25	1%	10K		4822	116	53022
R	5111	MRS25	1%	10K		4822	116	53022
R	5112	MRS25	1%	10OE		5322	116	53126
R	5114	MRS25	1%	100E	,	5322	116	53126
R	5115	MRS25	1%	1K96		5322	116	53237
R	5116	MRS25	1%	2K61		5322	116	53327
R	5117	MRS25	1%	7E5		4822	116	53014
R	5118	MRS25	1%	3K83		4822	116	53079

R 5119 R 5120 R 5121	MRS25 MRS25 MRS25		1K 1K96 2K61	4822 5322 5322	116	53237
R 5122 R 5123	MRS25 MRS25	1% 1%	7E5 3K83	4822 4822	116	
R 5124 R 5125 R 5126 R 5127 R 5128	MRS25 MRS25 MRS25 0.3W MRS25			4822 4822 4822 4822 5322	116 116 105	53108 53108 53079 10455 53263
R 5129 R 5130 R 5131 R 5132 R 5133	MRS25 MRS25 MRS25 MRS25 MRS25	1%	6K81 8K25 133E	5322 5322 5322 5322 5322	116	53252
R 5134 R 5135 R 5136 R 5137 R 5138	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	316E 511E 133E 511E 511E	5322 5322 5322 5322 5322	116 116	53514 53135 53424 53135 53135
R 5139 R 5140 R 5141 R 5142 R 5143	MRS25 MRS25 MRS25 MRS25 MRS25	1%		4822 5322 5322 5322 5322	116 116 116 116 116	53494
R 5144 R 5145 R 5146 R 5147 R 5148	0.3W MRS25 MRS25 MRS25 MRS25	25% 1% 1% 1% 1%		4822 4822 5322 5322 5322	116 116	10455 53022 53538 53213 53538
R 5149 R 5150 R 5151 R 5152 R 5153	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%		5322 5322 5322 5322 5322	116 116 116 116 116	53213 53126 53135 53135 53126
R 5154 R 5155 R 5156 R 5157 R 5158	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%		5322 5322 5322 5322 5322		53213 54964 53239 53239 53263
R 5159 R 5160 R 5161 R 5162 R 5163	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	100E 10K 10K 100E 6K19	5322 4822 4822 5322 5322	116 116 116 116 116	53126 53022 53022 53126 53263
R 5164 R 5165 R 5166 R 5168 R 5169	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1% 1% 25%	909E 909E 237E 100E 220E	 4822 4822 5322 5322 5322	116 116 116 116 105	53533 53533 53259 53126 20031
R 5170 R 5171 R 5172 R 5173 R 5174	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	6K19 8K25 237E 100E 1K96	5322 5322 5322 5322 5322	116 116 116 116 116	53263 53267 53259 53126 53237
R 5175 R 5176 R 5177 R 5178 R 5179	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	31E6 2K61 316E 10K 82E5	5322 5322 5322 4822 5322	116 116 116 116 116	54964 53327 53514 53022 53538
R 5180 R 5181 R 5182 R 5183 R 5184	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	82E5 75E 9K09 17K8 1K	5322 5322 5322 5322 4822	116 116 116 116 116	53538 53339 53253 53235 53108

R 5185 R 5186 R 5187 R 5188 R 5189	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1%	34E8 562E 215E 34E8 1K	5322 5322 5322 5322 5322 4822	116 116 116	53214 53325
R 5190 R 5191 R 5192 R 5193 R 5194	MRS25 0.3W 0.3W MRS25 MRS25	25% 25%	619E 1K 470E 162E 162E	5322 5322 5322 5322 5322	105 105 116	53337 20032 20028 53523 53523
R 5195 R 5196 R 5197 R 5198 R 5199	MRS25 MRS25 0.3W MRS25 MRS25	25% 1%	10K	5322 4822 4822 5322 5322	116 105	52843
R 5200 R 5201 R 5202 R 5203 R 5204	MRS25 0.3W VR25 VR25 VR25	10% 10%	5K11 10K 22M 22M 22M	5322 4822 5322 5322 5322	105 116 116	53494 10455 51785 51785 51785
R 5205 R 5206 R 5207 R 5208 R 5209	VR25 MRS25 MRS25 0.3W MRS25		10K	5322 5322 5322 4822 4822	116 116 105	51785 53241 53257 10455 53079
R 5210 R 5211 R 5212 R 5213 R 5214	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	681E 2E15 2E15 51E1 2E15	4822 5322 5322 5322 5322	116 116 116	53722 53722
R 5215 R 5216 R 5217 R 5218 R 5219	MRS25 0.3W MRS25 MRS25 MRS25	25% 1% 1%	383E 10K 5K11 1K1 6K81	5322 4822 5322 5322 5322	105 116 116	10455 53494
R 5220 R 5221 R 5222 R 5223 R 5225	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	2K37 1K47 4K22	5322 5322 5322 5322 4822	116 116 116	53536 53185 53246
R 5226 R 5227 R 5228 R 5229 R 5230	MRS25 0.3W MRS25 MRS25 MRS25	25% 1%	3K83 10K 6K19 511E 6K81	4822 4822 5322 5322 5322	105 116	
R 5231 R 5232 R 5233 R 5234 R. 5235	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	316E	5322 5322 5322 5322 5322	116	53424 53514
R 5236 R 5237 R 5238 R 5239 R 5240	MRS25 MRS25 MRS25 MRS25 MRS25	1%		5322 5322 5322 4822 5322	116 116 116 116 116	53135 53135
R 5241 R 5242 R 5243 R 5244 R 5245	MRS25 MRS25 MRS25 0.3W MRS25	1% 1% 1% 25% 1%	51E1 51E1	5322 5322 5322 4822 4822	116 116	53213
R 5246 R 5247 R 5248 R 5249 R 5250	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1%	82E5 51E1 82E5 51E1 100E	5322 5322 5322 5322 5322	116 116	53213 53538

R R R R R	5251 5252 5253 5254 5256	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1%	511E 511E 100E 51E1 2K15	5322 5322 5322 5322 5322	116 116 116 116 116	53135
R R R R	5257 5258 5259 5260 5261	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%		5322 5322 5322 4822 4822	116 116 116 116 116	
R R R R R	5262 5263 5264 5265 5266	MRS25 MRS25 MRS25 MRS25 MRS25		100E 6K19 909E 909E 237E	5322 5322 4822 4822 5322		53126 53263 53533 53533 53259
RRRRR	5268 5269 5270 5271 5272	MRS25 0.3W MRS25 MRS25 MRS25	1% 25% 1% 1% 1%	220E 21K5	5322 5322 5322 4822 5322	116 105 116 116 116	53126 20031 53241 53315 53259
R R R R	5273 5274 5275 5276	MRS25 MRS25 MRS25 0.3W	1% 1% 1% 25%	100E 619E 2K15 1K	5322 5322 5322 5322	116 116 116 105	53126 53337 53239 20032
R R R R R	5278 5279 5280 5281 5282	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	1K96 2K61 75K 12K1 10K	5322 5322 5322 4822 4822	116 116 116 116 116	53237 53327 53266 52957 53022
R R R R R	5283 5284 5285 5286 5287	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	100E 10K	5322 5322 5322 4822 4822	116 116 116 116 116	53259 53259 53126 53022 52957
R R R R R	5288 5289 5290 5291 5292	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1% 1% 25%	19K6 2K87 2K87 464K 10K	5322 5322 5322 5322 4822	116 116 116 116 116	53258 53513 53513 53247 10455
R R R R R	5293 5294 5296 5297 5298	MRS25 MRS25 0.3W MRS25 MRS25	1% 1% 25% 1% 1%	21K5 1K62 10K 3K83 681E	5322 5322 4822 4822 4822	116 116 105 116 116	53241 53257 10455 53079 53123
R R R R R	5299 5300 5301 5302 5303	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	2E15 2E15 51E1 2E15 5K11	5322 5322 5322 5322 5322	116 116 116 116 116	53722 53722 53213 53722 53494
R R R R R	5304 5305 5306 5307 5308	0.3W MRS25 MRS25 MRS25 MRS25	25% 1% 1% 1% 1%	10K 825E 825E 562E 422E	4822 5322 5322 5322 5322	105 116 116 116 116	10455 53541 53541 53214 53592
R R R R	5309 5310 5311 5312 5313	MRS25 0.3W 0.3W MRS25 MRS25	1% 25% 25% 1% 1%	10K 1K 10K 12K1 464K	4822 5322 4822 4822 5322	116 105 105 116 116	53022 20032 10455 52957 53247
R R R R	5314 5316 5317 5318 5319	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	19K6 215E 215E 26E1 51E1	5322 5322 5322 5322 5322	116 116 116 116 116	53258 53325 53325 53723 53213

		3 73.45	F700 11/ F7F1/
R 5320	MRS25	1% 316E	5322 116 53514
R 5321	MRS25	1% 100E	5322 116 53126
R 5322	MRS25	1% 100E	5322 116 53126
R 5323	MRS25	1% 100E	5322 116 53126
R 5326	MRS25	1% 10E	4822 116 52891
R 5327	MRS25	1% 2K37	5322 116 53536
R 5328	MRS25	1% 10E	4822 116 52891
R 5329	MRS25	1% 2K61	5322 116 53327
R 5330	MRS25	1% 162E	5322 116 53523
R 5331	MRS25	1% 2K87	5322 116 53513
R 5332	MRS25	1% 511E	5322 116 53135
R 5333	MRS25	1% 5K11	5322 116 53494
R 5334	MRS25	1% 562E	5322 116 53214
R 5336	MRS25	1% 1K	4822 116 53108
R 5337	MRS25	1% 10E	4822 116 52891
R 5338	MRS25	1% 5K11	5322 116 53494
R 5339	MRS25	1% 5K11	5322 116 53494
R 5340	MRS25	1% 5K11	5322 116 53494
R 5341	MRS25	1% 100E	5322 116 53126
R 5342	MRS25	1% 100E	5322 116 53126
R 5343	MRS25	1% 100E	5322 116 53126
R 5344	MRS25	1% 100E	5322 116 53126
R 5346	MRS25	1% 1E	4822 116 52976
R 5347	MRS25	1% 1E	4822 116 52976
R 5348	MRS25	1% 1E	4822 116 52976
R 5349	MRS25	1% 1E	4822 116 52976
R 5350	MRS25	1% 1E	4822 116 52976
R 5351	MRS25	1% 1E	4822 116 52976
R 5352	MRS25	1% 1E	4822 116 52976
R 5353	MRS25	1% 1E	4822 116 52976
R 5354	MRS25	1% 100E	5322 116 53126
R 5355	MRS25	1% 1E	4822 116 52976
R 5356	MRS25	1% 9K09	5322 116 53253
R 5357	MRS25	1% 8K25	5322 116 53267
R 5358	MRS25	1% 11K	4822 116 52907
R 5359	MRS25	1% 3K83	4822 116 53079
R 5360	MRS25	1% 11K	4822 116 52907
R 5361	MRS25	1% 100E	5322 116 53126
R 5362	MRS25	1% 10K	4822 116 53022
R 5363	MRS25	1% 2K87	5322 116 53513
R 5364	MRS25	1% 3K16	4822 116 53021
R 5366	MRS25	1% 6K19	5322 116 53263
R 5367	MRS25	1% 5K11	5322 116 53494
R 5368	MRS25	1% 2K15	5322 116 53239
R 5369	MRS25	1% 511E	5322 116 53135
R 5370	MRS25	1% 511E	5322 116 53135
R 5371	MRS25	1% 511E	5322 116 53135
R 5372	MRS25	1% 2K15	5322 116 53239
R 5373	MRS25	1% 6K19	5322 116 53263
R 5374	MRS25	1% 5K11	5322 116 53494
R 5376	MRS25	1% 6K19	5322 116 53263
R 5377	MRS25	1% 5K11	5322 116 53494
R 5378	MRS25	1% 2K15	5322 116 53239
R 5379	MRS25	1% 511E	5322 116 53135
R 5380	MRS25	1% 511E	5322 116 53135
R 5381	MRS25	1% 511E	5322 116 53135
R 5382	MRS25	1% 2K15	5322 116 53239
R 5383	MRS25	1% 6K19	5322 116 53263
R 5384	MRS25	1% 5K11	5322 116 53494
R 5386	MRS25	1% 2K15	5322 116 53239
R 5387	MRS25	1% 3K16	4822 116 53021
R 5388	MRS25	1% 100E	5322 116 53126
R 5389	MRS25	1% 100E	5322 116 53126
R 5390	MRS25	1% 100E	5322 116 53126

13.5.4 SEMI CONDUCTORS

V	4901 4902	DIODE, REFERENCE TRANSISTOR	BZV12 BC548C	PEL PEL	5322 130 34269 4822 130 44196
A	4903 4904 4906 4907 4908	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC548C BC558B BC548C BC558B BC558B	PEL PEL PEL PEL PEL	4822 130 44196 4822 130 44197 4822 130 44196 4822 130 44197 4822 130 44197
A A A A A A A A A A A A A A A A A A A	4909 4911 4912 4913 4914	DIODE,REFERENCE DIODE TRANSISTOR DIODE TRANSISTOR	BZV12 BAW62 BC558B BAW62 BC558B	PEL PEL PEL PEL PEL	5322 130 34269 4822 130 30613 4822 130 44197 4822 130 30613 4822 130 44197
V	4916 4966 4967 4968 4969	TRANSISTOR DIODE, REFERENCE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC548C BZV12 BC548C BC548C BC558B	PEL PEL PEL PEL PEL	4822 130 44196 5322 130 34269 4822 130 44196 4822 130 44196 4822 130 44197
V V V		TRANSISTOR TRANSISTOR TRANSISTOR DIODE, REFERENCE DIODE	BC548C BC558B BC558B BZV12 BAW62	PEL PEL PEL PEL PEL	4822 130 44196 4822 130 44197 4822 130 44197 5322 130 34269 4822 130 30613
V	4977 4978 4979 4981 5031	TRANSISTOR DIODE TRANSISTOR TRANSISTOR TRANSISTOR	BC558B BAW62 BC558B BC548C BC548C	PEL PEL PEL PEL PEL	4822 130 44197 4822 130 30613 4822 130 44197 4822 130 44196 4822 130 44196
V V V V	5032 5033 5046 5047 5048	DIODE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BAW62 BC558B BSX20 BSX20 BC548C	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 44197 4822 130 41705 4822 130 41705 4822 130 44196
	5049 5051 5081 5082 5083	DIODE DIODE TRANSISTOR TRANSISTOR TRANSISTOR	BAW62 BAW62 BSX20 BSX20 BC548C	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 41705 4822 130 41705 4822 130 44196
Ÿ	5084 5086 5116 5117 5121	DIODE DIODE TRANSISTOR TRANSISTOR TRANSISTOR	BAW62 BAW62 BC548C BC558B BC548C	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 44196 4822 130 44197 4822 130 44196
A A	5122 5126 5127 5128 5129	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC558B BC558B BC548C BC558B BC548C	PEL PEL PEL PEL PEL	4822 130 44197 4822 130 44197 4822 130 44196 4822 130 44197 4822 130 44196
V	5131 5132 5133 5134 5135	TRANSISTOR TRANSISTOR DIODE TRANSISTOR TRANSISTOR	BC548C BC548C BAN62 BC558B BC548C	PEL PEL PEL PEL PEL	4822 130 44196 4822 130 44196 4822 130 30613 4822 130 44197 4822 130 44196
V V	5136 5137 5138 5139 5140	TRANSISTOR DIODE, REFERENCE TRANSISTOR TRANSISTOR TRANSISTOR	BC558B BZV46-C2V0 BC558B BC558B BC548C	PEL PEL PEL PEL PEL	4822 130 44197 4822 130 31248 4822 130 44197 4822 130 44197 4822 130 44196
.V.	5141 5142 5143 5144 5145	TRANSISTOR DIODE, REFERENCE TRANSISTOR TRANSISTOR TRANSISTOR	BC548C BZV46-C2V0 BC558B BF450 BF450	PEL PEL PEL PEL PEL	4822 130 44196 4822 130 31248 4822 130 44197 4822 130 44237 4822 130 44237

A A A	5226 5227 5228 5229 5231	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC558B BC548C BC558B BC548C BC548C	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44196 44197 44196
A A A	5232 5233 5234 5236 5237	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC548C BC548C BC558B BC558B BC548C	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44196 44197 44197
V V V	5238 5239 5241 5242 5243	DIODE, REFERENCE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BZV46-C2V0 BC558B BC558B BC548C BC558B	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44197 44197 44196
A A A A	5244 5326 5327 5328 5329	TRANSISTOR DIODE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BC558B BAW62 BSX20 BSX20 BSX20	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	30613 41705 41705
V V V	5331 5332 5333 5334 5336	DIODE, REFERENCE TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR	BZV46-C2V0 BSX20 BC548C BSX20 BC548C	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	41705 44196 41705
٧	5337	TRANSISTOR	BC558B	PEL	4822 130	44197

FINAL Y AMPLIFIER	14
CONTENTS	
14. CIRCUIT DESCRIPTION OF FINAL Y AMPLIFIER. 14.1 Parts list	14-1 14-6
FIGURES	
14.1. Final Y amplifier, p.c.b. lay-out. 14.2. Final Y amplifier, circuit diagram.	14-2 14-4

CIRCUIT DESCRIPTION OF FINAL Y AMPLIFIER (See fig.14.2.) 14.

The final Y amplifier is thin-film IC N4004. The amplifier drives the vertical deflection system of the CRT. The main input signals for the amplifier are the vertical deflection signal from the delay-line cable (applied via X4007/pin 1 and 2) and the vertical positioning signals for the text (applied via coax input sockets X4011 and X4012).

The vertical deflection signal from the delay-line is applied at 50 ohm impedance level to the bases (pin 4 and 25 of N4004) of a seriesfeedback amplifier consisting of two PNP transistors. The emitters of these transistors (pin 1 and 28) are connected with circuitry for square-wave compensation. C4018/C4019/R4050 is used for high-frequency compensation. For the lower frequencies are used C4012/R4034, C4014/R4041, C4016/R4039 and C4036/R4038; the high frequencies are blocked via the chokes L4001 and L4002. For the highest frequencies there are two circuits with varicap diodes present inside N4004. The varicaps are adjusted with DC-voltages coming via the trimming potentiometers R4047 and R4048. The current for the emitters (pin 1 and 28) of N4004 is coming from current source V4006. This current is divided via V4003 and V4004.

In spite of the compensation circuitry described above, the amplifier N4004 shows considerable errors for square-wave signals with frequencies under 100 Hz. The circuit between the operational amplifiers N4001 compensates for this. The inputs 5 and 6 of N4001 receivevia low-pass filters the low-frequency components of the signals from the delayline. N4001 adds these two signals. The output (pin 7) of N4001 feeds four different integrating networks with different time constants. The signals from the integrators are picked off via trimming potentiometers. The potentiometer signals are added at the input (pin 2) of operational amplifier N4001. Compensation is achieved because the output (pin 1) of this amplifier is connected with the base of V4003.

The amplifier IC N4004 drives the c.r.t. deflection plates via the coils L4006, L4007, L4008 and L4009. L4006 and L4007 have adjustable cores for square wave adjustment. V4008 is a current source for the output amplifier circuit inside N4004.

The trace separation for the MTB and DTB displays, and the Y sawtooth time-base for the CRT text/cursor display are applied to the main Y amplifier input via a balanced amplifier V4013/V4014. This amplifier is fed by current sources V4011, V4012 and V4016. This balanced amplifier is controlled by the outputs of muliplexer D4003.

The switching control signals for D4003 are as follows:

- OEN the text enable signal (+12 V) on V4001/anode, which is routed to input D4003-9 and via diode V4001 of a discrete OR-gate to D4003-10.
- TS the trace separation signal for MTB (0 V) or DTB (+12 V) which is routed to input D4003-11
- TSD the single (+12 V) or alternate (0 V) time-base signal which is routed via diode V4002 of a discrete OR-gate to D4003-10.

These three switching control signals select the following trace deflection signals: The analog trace separation signal TSA (0 - 10 V) on R4012 which is applied via an operational amplifier to give a +7 V to +5 signal on input D4003-13 determined by the position of the TRACE SEP control. This output from the operational amplifier is inverted in a second operational amplifier to give a corresponding signal of +5 V to +7 V on input D4003-12, determined by the position of the TRACE SEP control. These two inputs are selected as the base-signal for V4014 by the TS signal (MTB = 0 V, DTB = +12 V) on D4003-11.

The selected output is routed via output D4003-14 to input D4003-2. If alternate TB is selected and text OEN is off, the 0 V input on D4003-10 switches the selected alternate TB square-wave on D4003-2 via output D4003-15 to the base of V4014.

If text OEN or the TSD single TB signal (+12 V) is applied to input D4003-10, then the fixed +6.3 V on D4003-1 is switched via output D4003-15 to the base of V4014. TEXT Y sweep sawtooth signal is applied to input D4003-3, selected by the OEN (+12 V) signal. The output D4003-4 is applied to the base of V4013 of the balanced amplifier. If text OEN is inactive (0 V), a fixed +6.3 V on input D4003-5 is switched via D4003-4 to the base of V4013. The operational amplifier N4005 is used for LF square-wave compensation during the time that text is written on the CRT-screen; during this time is the control signal OEN active and low. This compensation is achieved by means of a simple comparison of the balanced (antiphase) signals at the text inputs (X4011 and X4012) and the outputs of the final amplifier (pin 17 and 12 of N4004 via miniature resistors at the conductor side of the p.c.b.). Trimming potentiometer R4070 is used for adjusting the vertical position of the text on the screen. Comparison is done at the inputs (pin 2 and 3) of N4005. The output (pin 6) drives the base of V4004 via bridge X4013 (open during calibration) and electronic switch D4009/3,4,5 (only closed when text is written).




Fig. 14.1. Final Y amplifier, p.c.b. lay-out.




Fig.14.2. Final Y amplifier, circuit diagram.

14.1 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

	14.1.1	CAPACITORS		
	POSNR	DESCRIPTION	NC	ORDERING CODE
	C 4001 C 4002 C 4003 C 4004 C 4006	2% -20+50% -20+50%	10PF 10PF 10NF 10NF 10NF	4822 122 32185 4822 122 32185 4822 122 31414 4822 122 31414 4822 122 31414
	C 4007 C 4008 C 4009 C 4011 C 4012	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 1.5NF	4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31169
	C 4013 C 4014 C 4015 C 4016 C 4018	2% 2% 10%	100NF 56PF 100PF 470PF 39PF	5322 121 42386 4822 122 32027 4822 122 31316 4822 122 30034 4822 122 31069
14	C 4019 C 4021 C 4024 C 4026 C 4027	-20+50% -10+50% 63V 10%	2/18PF 10NF 100UF 100NF 10NF	5322 125 50051 4822 122 31414 4822 124 20715 5322 121 42386 4822 122 31414
	C 4028 C 4029 C 4031 C 4032 C 4033	-20+50% -10+50% 2%	220UF 10NF 220UF 47PF 10NF	4822 124 20693 4822 122 31414 4822 124 20693 4822 122 31072 4822 122 31414
	C 4034 C 4036 C 4037 C 4038 C 4039	-20+50% 63V 10% 6.3V 20%	10NF	5322 121 42386 4822 122 31414 5322 121 42386 5322 124 10455 5322 124 14081
	C 4041 C 4042 C 4043	-20+50%	680NF 10NF 10NF	5322 121 42494 4822 122 31414 4822 122 31414
	14.1.2	INTEGRATED	CIRCUITS	•
	D 4003 L 4006 L 4007 L 4008		PEL	5322 209 10576 5322 157 52828 5322 157 52828 5322 157 52831
	L 4009 N 4001	RL ASSY	T.I	5322 157 52832 5322 209 86064
	N 4002 N 4004 N 4005 N 4007 N 4008	OM 548 LF356N LM317LZ	T.I NSC MOT MOT	5322 209 86064 5322 209 82932 5322 209 86422 5322 209 82943 5322 209 82943
	D 4009	HEF4066BP	PEL	5322 209 10357

14.1.3	RESISTORS	
R 4001 R 4002 R 4003 R 4004 R 4005	0.3W 25% 22K MRS25 1% 21K5 MRS25 1% 51K1	4822 116 52973 5322 105 20035 5322 116 53241 4822 116 53121 5322 116 53549
R 4006 R 4007 R 4008 R 4009 R 4010	0.3W 25% 10K MRS25 1% 1K MRS25 1% 1K	5322 116 53589 4822 105 10455 4822 116 53108 4822 116 53108 5322 116 53549
R 4011 R 4012 R 4013 R 4014 R 4015	MRS25 1% 14K7 MRS25 1% 511E MRS25 1% 2K61	4822 116 53108 4822 116 53531 5322 116 53135 5322 116 53327 5322 116 53332
R 4016 R 4017 R 4018 R 4019 R 4020	MRS25 1% 51E1 MRS25 1% 51E1 MRS25 1% 422E	4822 116 53022 5322 116 53213 5322 116 53213 5322 116 53592 5322 116 53237
R 4021 R 4022 R 4023 R 4024 R 4025	MRS25 1% 51E1 MRS25 1% 56E2 MRS25 1% 316E	5322 116 53213 5322 116 53213 5322 116 53644 5322 116 53514 4822 116 53022
R 4026 R 4027 R 4028 R 4029 R 4030	MRS25 1% 100K MRS25 1% 100K MRS25 1% 10K	5322 116 53257 4822 116 52973 4822 116 52973 4822 116 53022 4822 116 52957
R 4031 R 4032 R 4033 R 4034 R 4035	MRS25 1% 10E MRS25 1% 1E MRS25 1% 1K1	4822 116 53022 4822 116 52891 4822 116 52976 5322 116 53473 5322 116 53589
R 4036 R 4037 R 4038 R 4039 R 4040	MRS25 1% 1E 0.3W 25% 10K 0.3W 25% 4K7	4822 116 52891 4822 116 52976 4822 105 10455 5322 105 20034 5322 116 53263
R 4041 R 4042 R 4043 R 4044 R 4045	MRS25 1% 51E1 MRS25 1% 51E1 MRS25 1% 100K	5322 105 20032 5322 116 53213 5322 116 53213 4822 116 52973 5322 116 53126
R 4046 R 4047 R 4048 R 4049 R 4050	0.3W 25% 47K 0.3W 25% 47K MRS25 1% 6K19	4822 116 52973 5322 105 20036 5322 105 20036 5322 116 53263 5322 105 20029
R 4051 R 4052 R 4053 R 4054 R 4055	MRS25 1% 46E4 MRS25 1% 909E MRS25 1% 21E5	4822 116 53533 5322 116 53248 4822 116 53533 5322 116 53426 4822 116 52976
R 4056 R 4059 R 4060 R 4061 R 4062	MRS25 1% 10E MRS25 1% 46K4 MRS25 1% 10E	5322 116 53259 4822 116 52891 5322 116 53314 4822 116 52891 5322 116 54964
R 4063 R 4064 R 4065 R 4066 R 4067	MRS25 1% 1K MRS25 1% 681E 0.3W 25% 220E	4822 116 53022 4822 116 53108 4822 116 53123 5322 105 20031 5322 116 53523

R 4068 R 4069 R 4070 R 4071

R 4072

R 4073

R 4074 R 4075 R 4076 R 4077

R R	4078 4079 4080 4081 4082	0.3W 25% MCR18 1% MRS25 1%	21K5 22K 100K 215K 21K5	5322 4822 5322	105 111 116	53241 20035 90214 53425 53241
R R R	4083 4084 4085 4086 4087	0.3W 25% MRS25 1% MCR18 1% MRS25 1% MRS25 1%	100K	5322 5322 4822 5322 4822		20035 53425 90214 53126 53108
R R	4088 4089 4090 4091 4092	MRS25 1% MRS25 1%	100E 383E 464E 82E5 1K78	5322 5322	116 116 116 116 116	53126 53332 53232 53538 53208
R R R	4093 4094 4095 4096 4097	MRS25 1%	75E 75E 100E 3K16 31E6	5322 5322 5322 4822 5322	116 116 116 116 116	53339 53339 53126 53021 54964
	4098 4099		31E6 422E			54964 53592
14.1.4		SEMI CONDUCT	rors			
	4001 4002 4003	BAW62 BAW62 BF324	PEL PEL PEL	4822	130 130 130	30613 30613 41448
V V	4004 4006 4007 4008 4009	BF324 BC558B BAW62 BC548C BAW62	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822		41448 44197 30613 44196 30613
V V V	4011 4012 4013 4014 4016	BC548C BC548C BC558B BC558B BC558B	PEL PEL PEL PEL PEL	4822 4822	130 130 130 130 130	44196 44196 44197 44197 44197
V		BAW62 BZX79-C6V2	PEL PEL	4822 4822	130 130	30613 34167

0.3W 25% 1K MRS25 1% 2K87 0.3W 25% 47K MRS25 1% 825E MRS25 1% 100K

MRS25 1% 100K MRS25 1% 21K5 MRS25 1% 16K2 0.3W 25% 22K MRS25 1% 100K 5322 105 20032 5322 116 53513 5322 105 20036 5322 116 53541 4822 116 52973

4822 116 52973 5322 116 53241 5322 116 53589 5322 105 20035 4822 116 52973

TIME BASE UNIT

process
-01

TIME I	BASE UNIT	15
CONTE	NTS .	
15.	CIRCUIT DESCRIPTION OF TIME BASE.	
15.1.	Main time base circuit description.	15-1
	Delayed time base curcuit description.	15-9
	Circuit description of horizontal logic, Z logic and	
	intensity circuit.	15-16
	Location list of components on time base.	15-32
15.5.	Parts list	15-39
FIGURI	7S	
FIGUR	*	
15.1.	Voltage waveforms in MTB circuits.	15-2
15.2.	Control data from HEF 4094 bus for MTB, Hold Off and DT	'B
	TIME/DIV settings.	15-9
15.3.	Voltage waveforms in the DTB circuits.	15-12
15.4.	Start of the DELAY and delta t sweep at the lefthand	
	and righthand side of the screen.	15-13
15.5.	DTB display sequence.	15-14
	Voltage waveforms in Z logic in MTB INTENSified mode.	15-17
15.7.	Logic levels in INTENSity control circuit.	15-18
15.8.	Graph of range of INTENSity control circuit as a	
	function of the HEF 4094 bus signals Z1 and Z2.	15-19
15.9.	Graph of range of INTENSity control circuit.	15-20
	Time base unit p.c.b. lay-out.	15-2 3
	Time base chip unit, p.c.b. lay-out.	15-24
	Main time base circuit diagram.	15-26
	Delayed time base circuit diagram.	15-27
	Circuit diagram of horizontal logic, Z logic and	
	intensity circuit.	15-30

15.1. MAIN TIME BASE CIRCUIT DESCRIPTION (See fig.15.12)

MTB trigger input circuit and logic.

The positive going MTB trigger current signal is applied via a 50 ohm adaption resistor R9101 to the common-base transistor V9101. The series feedback amplifiers V9351 and V9352 convert the input voltages signal into symmetrical current signals. The gain of this stage is determined by R9354. These current signals are fed to a Schmitt-trigger circuit to sharpen up the edges of the trigger pulse. This Schmitt-trigger circuit consists of V9354, V9353, V9356 and V9357.

This circuit is biased in such a way that very fast switching is achieved.

The output voltage signal is fed via two emitter-followers V9358 and V9102, which function as a buffer, to the clock-inputs of D-type flip flops D9101.

This flip flop consists of 3 parts, each having different functions, as follows:

- D9101-3-4-7-8 is the trigger detect flip-flop
- D9101-17-18-13-14 is the time-base start flip-flop
- D9101-2-23-11-12 is the jitter elimination flip-flop

The delay of lns between the trigger input circuit and D9101-16 compensates switching delays in D9101-2-23-11-12, thus providing very fast triggering.

AUTO free run mode (no triggers)

In the AUTO (free run) mode, the start logic circuit operates as follows: (see also fig.15.1)

The AT- signal from the HEF-bus is low (after level adaptation) and this low is applied to input 4 of NOR-gate D9102.

The SR- input from the HEF-bus is high, so diode V9017 is blocked and transistor V9103 is off. This gives a low on the other input of NOR-gate D9102 (3) and on S of D9101 (18). This means that the S input of D9101 (18) is low and the R input (pin 17) is high, which is the start condition for automatic triggering in the free-run mode; i.e. Q-output (pin 13) is high and a start MTB signal is given.

During a sawtooth sweep, the EOS1 (end of sweep) signal fed back from the sawtooth generator output to the S input of D9101-23 is low. Reset input D9101-2 is high because of inverter D9102-1-2-7-8. This gives a low Q (D9101-11) output which is connected directly to the S input of START flip-flop (D9101-18). (E.O.S.2)
With inputs R (D9101-17) and S (D9101-18) both low, the output O

With inputs R (D9101-17) and S (D9101-18) both low, the output Q (D9101-14) is low and Q- is high. This means that the Q output is held high during the MTB sweep.

At the end of sweep the EOS1 signal goes high, the Q output D9101-11 goes high to make the S input of start flip-flop high. In turn, the Q-output D9101-13 goes low to end the sweep (no START MTB signal).

15

After the hold off time EOS 1 becomes low again (gives main time base free). Yet input of D9101-23 is low. Reset input is high (via D9102-1-2-7-8). This gives a low Q output, which is directly connected to the S input of the start flip-flop (D9101-18). With reset input (D9101-17) high and set input low (D9101-18), the output Q- (pin 13) is high, so the time base generator is started for the next sweep.

For blanking purpose, the EOSl signal and the Q output of the Start flip-flop are fed to the two-input NOR-gate D9102 (23 and 24). During the sweep both inputs are low and a high output gives Z unblanking. At the end of the sweep both inputs are high and a low output gives Z blanking.




Fig.15.1. Voltage wave forms in MTB circuits

AUTO triggered and TRIG mode (see fig.15.1)

In the AUTO triggered and TRIG mode the AT- signal is high, which gives a high on NOR-gate D9102-4 making the reset input of D9101-17 low.

SR- (coming from the HEF bus) is high, therefore diode V9017 is blocked and the high on the base of V9103 holds this transistor off. The set input of D9101(18) is therefore low.

With the S and R inputs low, this is the start condition to accept triggers. When a trigger arrives on the clock input (16), the data (earth) on the D input (D9101-15) is clocked out on Q (Q is low). Conversely, the Q- output is high, which provides the START MTB trigger signal on X37 to start the MTB sawtooth generator. During the sawtooth sweep, the EOS1 (end of sweep) signal fed back from the sawtooth generator output to the S input of D9101-23 is low. Reset input D9101-2 is high because of inverter D9102-1-2-7-8. This gives a low Q output which is connected directly to the S input of START flip-flop (D9101-18).

With inputs R (D9101-17) and S (D9101-18) both low, the output Q (D9101-14) is low and Q- is high. This means that the Q- output is held high during the MTB sweep. At the end of sweep the EOS1 signal goes high, the Q output D 9101-11goes high to make the S input of the start flip-flop high. In turn, the Q- output (D9101-13) goes low to end the sweep. After the hold off time EOS 1 becomes low again (gives main time base free). Yet input of D9101-(23) is low. Reset input high (via D9102-1-2-7-8). This gives a low Q output, which is directly connected to the S input of the start flip-flop (D9101-18). This start flip-flop is in start condition, S and R input both low, and waits on a trigger signal on the clock input (16).

As stated, D9101-2-23-11-12 flip-flop eliminates jitter that could be caused by high frequency trigger pulses occurring during the MTB sweep. At frequencies higher than 50 MHz, a divide-by-two circuit formed by R9193, R9194 and C9107 in the input circuit of D9102-1-2-7-8 operates to skip alternate trigger pulses. During a sweep, the S input of D9101-(23) is low (EOS1 inactive). Both inputs of D9102-(1 and 2) are low, therefore the R input D9101-2 is high, giving a low output on Q. This is connected to the S input of D9101-(18), which is low already, so triggers on clock input of D9101 have no effect on the START flip-flop.

At the end of MTB sweep the S input of D9101(23) is high (EOS1 active).

If the trigger frequency is higher than 50 MHz then the divide-by-two circuit holds the lower input of D9101-(1) high, so the output low is applied to the R input of D9101-(2). The high Q output is routed to the S input of D9101-(19). Considering the R input of D9101-(17). The SR- signal input is high, therefore it gives a low to the upper input of D9102-(3), which is not effective because this input is high (high already on S).

The AT- input is high in AUTO triggered so the lower input of D9102-(4) is high. Together with the high on the upper input gives a low output, which is applied to the R input of D9101-(17). In this set state (S high, R low), Q is high and Q- is low, so the unwanted trigger is skipped.

SINGLE mode (see fig.15.1)

In SINGLE mode the hold off sawtooth generator is switched off (V9134 conducts).

If the button Single is depressed the start flip flop starts the MTB sawtooth generator once on receipt of a trigger on the clock input (D9101-16). The set and reset input are both low because AT- and SR-are both high (see AUTO triggered and TRIG mode).

The main time base generator sawtooth is high at the end of the sweep (D9102-19).

The MTB generator must be immediately reset for the next SINGLE action because the hold off is switched-off.

This is done by the SR- signal, which is low for a moment. At the moment that SR- is low, V9103 conducts, D9101-18 (set) is high and D9101-17 (reset) is low.

So the Q- output 13 is low.

SR- low for a moment gives that V9129 conducts, so a logic high is fed to the MTB-HOLD OFF logic D9102-18. As a result EOS1 becomes low, which results in D9101-23 low and D9101-2 high and D9101-11 low.Now the main time base logic is ready for the next SINGLE action (on receipt of a trigger).

Trigger detection mode (during AUTO free run.)

Trigger detection during the MTB sweep is done via D-flip-flop 9101-3-4-7-8, NOR GATE D9004-1-8-2-9 and inverter D9004-3-6.

This trigger detection circuit gives also setting information to the uP via TBS 1 during the AUTO SET mode (see section: AUTO SET mode).

To indicate the uP if there are trigger pulses during the sweep, the circuit functions as follows:

In this mode the signal TBSO is high; input 8 of D9004 is also high, so output 9 is low, independent of the other inputs.

This output is clamped to ECL level by diodes V9006/V9007 and the level adaptor V9002.

The low level on D9004-9 is fed to the data input of D9101-(6). The reset input 4 is low. The set input 3 is low, because TR- is high and V9001 blocks.

With set and reset input both low the data input level (low) is clocked out on the Q-output 7 when a trigger occurs on the clock input 5.

This low Q output is fed as TBS1 to the uP to indicate that the NOT TRIG D LED must be switched off.

Every 100 ms the TR- signal is low to reset the trigger detection circuit. If TR- is low for a moment, V9001 conducts and a logic high is fed to the S input 3 of D9101, which results in a high Q output 7. When TR- is high again the uP reads TBS1

- If no trigger pulses were detected the Q output 7 will still be high, so TBS1 is also high.
 - This results in AUTO mode for AUTO free-run of the time base. In TRIG mode the uP will switch on the NOT TRIG D led (no trace).
- If a trigger pulse was detected then the Q output 7 is low (TBS1 also low) and the time base is triggered on receipt of the next trigger pulses (clock-pulses).

AUTO SET mode

To give setting information for AUTO SETting to the uP, via TBS1, the trigger detection circuit functions as follows:

In this mode TBSO is low.

This means that output 9 of D9004 depends on the logic levels on inputs 1 and 2.

Input 1 is high during the MTB sweep, so output 9 is low during the sweep.

The data input D9101-6 is also low.

At the moment that TR- was low and the set input D9101-3 was high, the Q output 7 was set to high level.

After TR- (so TR- is high) the set input D9101-3 is low.

With both set and reset low, the data input level (low during sweep) is clocked out on Q on receipt of a trigger on the clock input D9101-5.

So if a trigger occurs during the sweep, Q output D9101-7 is low. This low Q output is held via the D9004-3-6 inverter on input D9004-2 as follows:

Input D9004-3 is low, so output 6 is high. Input D9004-2 which is also high holds the data input 6 of D9101 low.

If the uP has read the low TBS1, the TR- signal is low again (every 100 ms). This makes D9101-3 (set input) high. As a result the Q output D9101-7 is high again and ready for the next detection action. If no triggers occur during the sweep then the D flip flop D9101(5) has no clock pulses so the output Q stays high.

If in between the time base sweeps triggers occur on the clock input D9101-5 then the situation is as follows:

The three inputs of D9004(2-8-1) are low.

Output D9004-9 is high, so on triggers (clock pulses) a high is clocked out on Q output D9101-7, so TBS1 is high in between the sweeps (no trigger detect situation).

MTB Sawtooth Generator

The START MTB pulse from the Start flip-flop Q output is converted from a positive-going voltage to a current and applied to the commonbase transistor V9108. The collector voltage is clamped at +1.5 V ... -0.6 V (ECL level) by diodes V9112, V9111 and V9109. The signal is then fed two ways via resistors and speed-up capacitors. The switching transistors V9113/V9116 take over the current from the MTB CURRENT SOURCE at flyback. The START MTB pulse switches V9113 on and V9116 blocks. The constant current is applied via diode V9117 to charge the timing capacitors. At the end of the START MTB pulse (at flyback), V9113 is switched off and V9116 conducts to take over the current of the current source; i.e. it is not fed to the timing capacitors. The buffer V9121 is inserted to provide sawtooth isolation.

The switching transistors V9114/V9118 are used to discharge the timing capacitors during flyback.

The START MTB pulse switches on V9114 and V9118 blocks. At the end of the MTB START pulse (at flyback), V9118 is switched on by the negative slope of the START MTB pulse and quickly discharges the timing capacitors. Diode V9119 prevents a current surge by V9118 after discharge.

The small timing capacitors C9114, C9117 are permanently in circuit. For the slower ranges, extra capacitors are switched in; namely, C9116, controlled by M2 from the HEF-bus via V9122, and, for the slowest time-base settings, C9118, controlled by M3 from the HEF-bus via V9123 (see fig.15.2).

The sawtooth waveform is buffered by FETs V9141 and the two emitter-followers V9124 and V9126, which compensate for base-emitter voltage changes. The low-impedance output is applied via the common-base transistor V9128, which provides a current MTB sweep output to the HORIZONTAL SELECTION circuit. Transistor V9142 provides the current source for the output stage. Another signal path is via emitter-follower V9127, which acts as a sawtooth isolator. This emitter output is low during the sweep but goes high momentarily at the end of the sweep.

This signal is applied to the MTB-HOLD-OFF LOGIC, where the low at the end of the MTB (EOS4) is used to start the hold-off period. Two NOR-gates D9102-20-19-13-14 and D9102-17-18-15-16 are switched as a flip-flop. The flip-flop D9102 logic levels are:

pins 19 and 20: high -> pin 13: high (EOS1)

pin 14: low (EOS4)

pins 17 and 18: 1ow -> pin 15: high

pin 16: 1ow

The high EOS1 signal is fed back to D9101-23 to set the end of MTB sweep logic and a low MTB EOS4 signal is used as the hold-off start condition.

Alternate Circuit and MTB Gate

During the MTB sweep, V9011 base is low, it conducts and causes V9012 to block. The collector goes low and V9013 blocks. The high on its collector therefore switches on V9016 which gives a high output (+12 V) during sweeps. This provides the ALT output to 0Q 0200 on the Y-signal unit.

The MTB GATE output is derived from the collector of V9014. During the sweep the base is low; npn transistor V9014 therefore blocks to give a high (5 V) output gating pulse on BNC connector X12.

MTB current source and hold off current source

This circuit provides a constant-current source for the charging circuits of the MTB timing capacitors, dependent on the particular time-base setting and the position of the VAR control. Basically, it consists of range adjustment resistors switched by an analog selector switch to pass a certain current to a seven step resistor level-shifter. This current is applied to an operational amplifier for comparison and gives a voltage reference to the current source amplifier that supplies the constant current for the MTB

The circuit details are as follows.

MTB settings adjustment points.

The adjustment range of the presets R9704, R9702, R9703 is determined by the timing capacitor values of the 1 ns, 10 ns and 1 ms ranges. The analog switch selectors D9706 are energised from the HEF-bus (see fig.15.2) to switch the selector range current to the negative input, pin 6, of level shifter N9701.

MTB continuous circuit.

The VAR MTB control R11 is also connected via a comparator N9701/V9701 to the negative input, pin 6, of the level shifter N9701. The divider network R9751/R9717 provides 100~mV bias voltage for the dead angle when the VAR control is in its minimum position.

The level shifter consists of the operational amplifier N9701 and an accurate seven-step load resistor network across a constant supply voltage.

As a result, a current is fed to the operational amplifier and compared to the current at the positive input to give a fixed output voltage. This voltage is taken off by a multiplexer (D7403) controlled from the HEF-bus (SO, S1 and S2, see fig.15.2.) to give the range CAL voltage ($U_{\rm CSM}$) on test-point X28. In the CAL position (VAR control clockwise) the $U_{\rm CSM}$ has seven voltage steps for the time base position x0.5, x1, x2, x5, x10, x20, x50.

However, in the UNCAL position of the VAR control R11, current is drawn from the level shifter negative input, which means that the U_{CSM} at the multiplexer output is reduced to cover the gap between steps depending on the setting of the VAR control. This operates as follows. When the VAR control R11 is increased, N9701-3 input goes high and consequently the high output on N9701-1 causes V9701 to conduct and draws current from the seven-step resistor network. This produces a corresponding reduction in the U_{CSM} . To prevent errors in the CAL position of R11 (which is not mechanically switched), the prevoltage of +100 mV on the emitter of V9701 gives a dead angle for the potentiometer, as explained.

MTB current source.

The $U_{\rm CSM}$ on X28 is applied to the actual current source stage, consisting of operational amplifier comparator N9702 and transistor V9708. The current source is derived from the +18 V on this comparator (pin 7), the $U_{\rm CSM}$ giving a fixed output on N9702-6 to drive the current transistor V9708. The $U_{\rm CSM}$ is proportional to the time-base settings; e.g. the lower the $U_{\rm CSM}$ the lower the current $I_{\rm MTB}$ to the MTB sawtooth generator (emitter of V9121). In the x100 position a high logic signal from the HEF-bus (M100, see fig.15.2) switches on the reed relay K9704 via V9719 to switch R9729 in parallel with R9728 in the emitter circuit of V9708. A reed relay is used to reduce errors that would otherwise be caused by any contact resistance. In this way the current $I_{\rm MTB}$ is increased 100 times.

Hold off current source.

A HOLD OFF current source is included, which is driven from the U_{CSM} (X28) when adapted to the time-base setting, or from a fixed potential at 0.5 us and faster sweep speeds. When COM- is high (not active: 1 s ...0.5 us) the U_{CSM} from the MTB current source is applied via selector switch D9/07 contacts 4 and 3 to the positive input of comparator N9161. The hold-off current source is then derived from the +18 supply to N9161 via the current transistor V9716.

15

When COM- is low (active: 0.5 us ... 10 ns) the fixed potential $\rm U_{CSH}$ on D9707-1 is applied via the selector switch D9707 contacts 1 and 2 to the positive input of comparator N9161. Switch D9707 contacts 8 and 9 serve as an inverter for the COM- signal to activate D9707-13. In the x100 position the M100 input (high) from the HEF-bus switches on V9719, which in turn switches on V9717. This connects R9738 with R9737 to give x100 hold off current $\rm I_{HO}$, which is fed to the HOLD OFF sawtooth generator collector of V9133). The x100 for the MTB current source, reed relay K9704, is also switched on via V9719 as described.

The Hold off sawtooth generator.

The EOS4 signal corresponding to the high point of the MTB sawtooth waveform is routed as a low start signal for the hold-off, which blocks V9131, which also acts as a level adaptor (12 V to 5 V level). In turn, this blocks the current switch V9133. The HOLD-OFF CURRENT SOURCE feeds the switching transistors V9133/V9134. During the hold-off period, these transistors are blocked and the current charges the hold-off timing capacitors.

At discharges (the flyback period), V9133 conducts to take over the current from the current source. Transistor V9134 is controlled from the HEF4094 bus, D7301-13, which is located on the motherboard to switch off the hold-off function in the SINGLE mode. A high input on its base switches it on, thus preventing the timing capacitors from being charged. Timing capacitor C9129 is permanently in circuit and determines the minimum hold-off period to allow the MTB timing capacitors to discharge completely. The other timing capacitors are switched in:

- C9131 by V9136, controlled by H2 from the HEF-bus } See fig. 15.2 - C9132 by V9137, controlled by H3 from the HEF-bus.}

The hold-off sawtooth is picked-off via two emitter followers V9138/V9139 in Darlington configuration, which compensate for base-emitter voltage variations and give a low-output impedance.

The HOLD OFF control R10 is coupled via diode V9143 to comparator N9161 to give a variable d.c. level (HOLD OFF DC LEVEL) on the output, which is superimposed on the HOLD OFF sawtooth signal. The selected level determines the maximum hold-off by controlling the switching level of D9102-18 (Hold-off logic). The d.c. level shifts the sawtooth upwards so that the hold-off is reduced; i.e. it reached the switchinglevel of flip-flop D9102-18 faster. Consequently, the EOS H.O. goes high and the MTB is then free for another sawtooth sweep as follows:

D9102-18: high, as a result

D9102-16: high, D9102-15 } low, -> D9102-14: high D9102-19 } D9102-13: low D9102-20 } EOS 1: low

In the SINGLE mode, the SR- (SINGLE RESET) input to the base of V9129 is low. This transistor switches on to give a high on EOS H.O. as there is no hold-off required in the SINGLE mode.

						TIME	DIV.	ГАВ	LE					-					
	MAIN TIME BASE						н.0	OFF	DEI	LAY	ED :	CIME I	BASE						
	cŪ	RREI	VT S	SOURCE	<u>C</u>			SW	EEP	SWI	EEP	CUI	RRE	NT S	SOURCE	2		SW	EEP
SET- TINGS	s 2	S1	so	M100	COM-	lnsM	10nsM	М2	мЗ	Н2	Н3	02	01	00	D100	1nsD	10nsD	D2	D3
1 s 0.5 0.2	0 0 1	0 0 0	0 1 1	0 0 0	1 1 1	0 0 0	0 0 0	0	1 1 1	0 0 0	1 0 1	1	0	1 1	- 0 0	- 0 0	0	- 0 0	1 1
0.1 50ms	0	1	1 0	0	1 1	0	0	0	1	0	1	0	1	1	0	0	0	0	1
20 10	1	0	0	0	1	0	0	0	1	0	1	1	0	0	0	0	0	0	1
5 2 1	0 1 0	0 0 1	1 1 1	1 1 1	1 1 1	0 0 0	0 0 0	0 0 0	1 1 1	0	1 1 1	0 1 0	0 0 1	1 1 1	1 1 1	0 0 0	0 0 0	0	1 1 1
0.5 0.2	0 1	1 0	0	1 0	1 1	0	0	0	1 0	0	1	0	1 0	0	1 0	0	0	0	1 0
0.1	1	1	0	0	1	0	0	1	0	1	0	1	1	0	0	0	0	1	0
50us 20 10	0 1 0	0 0 1	1 1 1	1 1 1	1 1 1	0 0	0 0 0	1 1 1	0 0	1 1 1	0 0 0	0 1 0	0 0 1	1 1 1	1 1 1	0 0 0	0 0 0	1 1 1	0 0 0
5	0	1 0	0	1 0	1	0	0	1 0	0	1	0	0	1 0	0	1 0	0	0	1	0
1 0.5	1 0	1 0	0	0	1	0	0	0	0	0	0	1 0	1	0	0	0	0	0	0
0.2 0.1 50ns	0 0	0 1 1	1 1 0	1 1 1	0 0 0	0 0 0	0 0 0	0	0 0 0	0	0 0 0	1 0 0	0 1 1	1 1 0	1 1 1	0 0 0	0 0 0	0	0 0 0
20ns 10ns	1	0	0	1	0	0	0 1	0	0	0	0	1	0 1	0 0	1 1	0	0 1	0	0 0
1ns	1	1	0	1	0	1	*	0	0	0	0	1	1	0	1	1	*	0	0

*: TB MAGN on = 1, TB MAGN off = 0.

FIG.15.2 Control data from HEF 4094-bus for MTB, Hold off and DTB TIME/DIV. settings.

15.2. DELAYED TIME BASE CIRCUIT DESCRIPTION (see fig.15.13)

DTB trigger input circuit and DTB logic.
The DTB trigger input circuit is similar to that of the MTB.

The positive going DTB trigger current signal is applied via a 50 ohm adaption resistor R9201 to the common-base transistor V9201. The series feedback amplifiers V9372 and V9373 convert the input voltage signal into symmetrical current signals. The gain of this stage is determined by R9375. These current signals are fed to a Schmitt-trigger circuit to sharpen up the edges of the trigger pulse.

This Schmitt-trigger circuit consists of V9374, V9376, V9378 and V9377.

This circuit is biased in such a way that very fast switching is achieved. The output voltage signal is fed via two emitter-followers V9379 and V9202, which functions as a buffer, to the clock input of D-flip flop D9201-1.

DTB logic

In the normal situation, the S and R inputs (D9201-23 and 2) are low when a trigger is received and data information (data to earth) is clocked to the Q output; i.e. Q is low, Q- is high. The Q- high output starts the DTB sweep (D9201-12)

The starting conditions are dependent on STM- signal (STARTS ON MAIN), derived from the HEF-bus:

- When this signal is active low, the DTB starts immediately after the MTB.
- When this signal is inactive high, the DTB waits for a DTB trigger.

DTB is off

The DTB is switched off as follows:

Input signal DTB OFF coming from the HEF bus is high in this mode and STM- is not effective.

This causes V9206 to conduct, and diodes V9209 and V9208 block. Input D9202-19 is low because of R9218 and the S input of the start flip flop is also low (9201-23).

Depending on the STM- signal the start flip flop either clocks-in one trigger, when STM- is high (DTB TRIG mode) or is reset, when STM- is low (STARTS DTB mode) and starts the DTB sawtooth generator once (Q-/D9201-12 is high) up to the moment that EOS DET. is high. This EOS DET, signal can not set D9201-18 for another sweep, because diode switch V9208/V9209 is blocked, so the DTB is off.

DTB awaiting trigger (TRIG DTB mode)

With STM- high, the lower input of NOR-gate D9202-20 is high. The DTB is on, so the DTB OFF signal is low. V9206 blocks and diode V9208 concucts because the cathode is low (D9202-12 is low). D9202-12 is low because both inputs of the NOR gate are low. (MTB EOS 3 is low and D9202-23 is also low after the delay time) Diode switch V9208 conducts which makes the junction V9208/V9209 low. As a result V9209 blocks and D9202-19 and the S input (D9201-23) are held low by R9218. With D9202-20 high and D9202-19 low, the output (14) is low, so the reset input D9201-2 is also low.

With both the R and S inputs low, after the delay time, the DTB start $f1ip-f1op\ D9201-1-11-12$ is therefore awaiting a trigger to clock in the data input. On the arrival of a trigger, the data is clocked to Q (low), which gives the high start output on Q-(D9201-12).

DEFLECTION MODE TABLE

Front-panel modes	HEF-bus	signal	bits	1			
	Single	Doff	STM-	AT-	x10	SR-	X DEFL
AUTO	0	x	x	0	<u>x</u>	1	0
TRIG	0	x	x	1	х	1	0
SINGLE	1	x	x	1	х	see *	0
STARTS	x	x	0	x	x	х	х
x10 (X MAGN)	x	x	x	x	1	х	x
X DEFL	x	1	x	x	x	0	1
МТВ	x	1	x	x		1	0
MTB INTENS	x	0	x	x	x	1	0
MTB INTENS + DTB	x	0	x	x	x	1	0
DTB	x	0	x	х	x	1	0
MTB INTENS delta t	x	0	$\frac{1}{x}$	x	x	1	0
MTB INTENS delta t +2 DTB's	x	0	x	x	x	1	0
2 DTB [*] S	x	0	x	x	x	1	0
x= not effective							

^{* :} signal normally high, becomes low for a moment after operation of SINGLE pushbutton.

DTB starts immediately after selected delay time (STARTS DTB mode) In the STARTS mode STM- is low, so D9202-20 is also low. The DTB OFF signal is low, so V9206 blocks.

As previously described diode switch V9208 conducts and V9209 blocks, so D9202-19 and D9201-23 are held low by R9218.

NOR gate output D9202-14 being high (both inputs low). This results in reset input D9201-2 being high and the set input D9201-23 is low. The output Q- of the start flip flop becomes high, so the delayed time base generator is started immediately after the selected delay time.

DUAL DTB mode

The first and second delayed time base part are alternately displayed together with the main time base controlled by the DTB comparator, which in turn is controlled by the DTBS signal coming from the OQ 0200 (D5326 on Y signal unit).

After de selected delay or delta t, an active high is fed to the S input of the Schmitt trigger D9201-18 (reset input is low), which is held by the high Q output fed back via resistor R9332. Output Q- is therefore low, which gives a low on input of NOR-gate D9202-23. The other input is low (D9202-24) MTB EOS 3, therefore, the NOR-gate output (pin12) low. This low output causes diode switch V9208 to conduct which makes the junction of V9208/V9209 low. Diode switch V9209 blocks, and the upper input of NOR-gate D9202-19 and the S input of the start flip-flop are held low by the earth on R9218. Since STM- is low, the lower input of D9202-20 is also low: so the R input of the start flip-flop is high. With S low, and R high, the O

input of the start flip-flop is high. With S low, and R high, the Q output is low and the Q- is high, which is the condition for starting the DTB

End of sweep The end of the DTB sweep is signalled by a high on the DTB EOS DETect line fed back from R9259, the emitter resistor of V9231. The resulting high condition on the S input of D9201-(3) is held by the high output fed back from Q. This high is also fed to the NOR-gate D9202-(1) to give a low blanking output Z-DTB to the Z control (D9202-7).

At the end of the MTB sweep (MTB EOS3), the R inputs of D9201-17 and 4 are high. The high on input R of D9201-(4) resets this flip-flop and the Q output (pin 7) now goes low. This gives a low on the upper input of NOR-gate D9202-(1). The lower input is now high (9202-2), because MTB EOS 3 is high, which makes the S input of the start flip flop (D9201-23) high via D9202-12 and diode switch V9208/V9209. As a result the Q output D9201-11 is high and D9202-2 is also high which gives a low output level for Z-DTB blanking.

MTB EOS 3 becomes high at the end of the MTB sawtooth. The DTB sawtooth is discharged at this moment (start flip flop is set as described).

MTB sawtooth is completed (MTB EOS 3 becomes high).

This is done at the same time as the MTB sawtooth to prevent interference during the MTB sawtooth (see fig.15.3). The discharging of the DTB sawtooth is held by the reset of D9201-(4) which is low during the MTB sweep. This results in a low set input level of the start flip flop (D9201-23) via D9202-12 and diode switch V9208/V9209. So the Q- output stays high until the moment that the

If the DTB starts for the next sweep, the Q output of D9201-(11) goes low and the lower input of the NOR-gate D9202-(2) gives a high output to unblank the trace during the DTB sweep.




Fig. 15.3. Voltage waveforms in the DTB circuits.

DTB Comparator

The DTB comparator stage compares the MTB sawtooth signal wich a d.c. voltage derived from the CPU to give a start signal for the DTB. Two different d.c. levels can be selected. The d.c. level for the DELAY mode can be compared with the MTB sweep for DTB start after the adjusted DELAY TIME, and the delta t d.c. level compared with the MTB sweep for DTB start after DELAY delta t (alternately). The input signals ANO and ANI from the microprocessor digital—to—analog converter provide the d.c. levels to the DELAY and delta t potentiometers. Two voltage dividers are provided for each d.c. level; one to adjust the start of the delayed part on the left side of the screen (START) and one to adjust the start of the delayed part on the right side (END), although these are interdependent (see fig.15.4). The resuting d.c. levels are routed via input 3 of the buffer voltage followers N9302 to the comparator; d.c. DELAY to pin 6 and d.c. delta t to pin 4.




Fig.15.4. Start of the DELAY and delta t sweep at the lefthand side and the righthand side of the screen.

The current sources for the comparator are derived from transistors V9313 and V9312. The base of V9312 is fixed biased by a potential divider; the base of V9313 is controlled by an operational amplifier, which compares and equalises the current sources. This is necessary, because these currents determine the points on which the DTB starts.

The MTB sweep is applied on the bases of the other transistors of the long-tailed pairs that carry the d.c. input voltages. When the MTB sawtooth reaches the selected d.c. DELAY level the comparator draws current from V9306.

When the MTB sawtooth crosses the selected d.c. delta t level the comparator draws current from V9307.

Signal selection is made from the DTBS signal (Delayed Time Base Switch) coming from the OQ 0200 (D5326) on the Y signal unit. The two DTB parts (DELAY and delta t) are alternately displayed (see fig.15.5). The sequence of the selection depends also on the selected vertical display mode (s) (see section 13.3). When DTBS is high, the DUAL DTB mode is selected. Transistors V9304 and V9308 conduct and V9306 and V9307 block because the emitter of voltage source V9309 is at 8 V. Current is therefore drawn via V9308 from V9318 which means that the delta t trace is visible.

When DTBS is low, the SINGLE DTB mode is selected. Now V9304 and V9308 block and V9306 conducts so the current path is via V9306 and the DELAY trace is visible.

Diodes V9301 and V9302 provide clamping to limit the voltage swing between the DTBS signal input and the bases of V9306 and V9307.

The output transistor V9318 provides an output voltage on its collector which is clamped to ECL level by diodes V9316, V9317 and zener diode V9311. The output gives an active high at the end of the delay time via R9319 to drive the S input of the Schmitt trigger D9201-(18) of the DTB logic.




Fig. 15.5. DTB display sequence.

DTB Sawtooth Generator

The DTB sawtooth generator is similar to that of the MTB. A high signal from the Q- output of the start flip-flop (START DTB on X43) is applied as a current input to the common-base transistor V9211. The resulting collector output is clamped by diodes V9213, V9214 and V9216 and splits into three different paths.

- During the DTB sweep, the high on the base of switching transistor V9218 switches this on, and the low on the collector blocks switching transistor V9219.

 At the end of the sweep the situation is reversed and V9219 takes over the current from the DTB CURRENT SOURCE.
- During the DTB sweep, the high signal applied to the base of switching transistor V9217 causes this to conduct and the low on its collector blocks switching transistor V9221. At the end of the sweep the situation is reversed and V9221 conducts to provide rapid discharge of the timing capacitors.
- During the DTB sweep, the high signal applied to the base of V9212 switches this on and the low collector output switches off V9236.

 This gives a high DTB GATE output during sweeps.

The timing capacitors permanently in circuit are C9213 and preset C9216.

Extra capacitors for the slower ranges are:

- C9214 controlled by D2 of the HEF-bus via V9226 } - C9217 controlled by D3 of the HEF-bus via V9227.} see fig. 15.2

The timing capacitors are charged by the current source via the sawtooth isolation stage V9224.

A double FET, V9237 provides a high-impedance buffer stage and two emitter-followers V9228/V9229 in Darlington configuration provide a low-impedance for the DTB sweep output.

The common-base stage V9232 provides the DTB SWEEP OUT signal, drawing current from the X-PRE-AMPLifier.

Transistor V9238 acts as a current source for the output stage. The other DTB sweep output via emitter-follower V9231 (DTB EOS DET), is fed back to the DTB logic circuits.

DTB Current Source

This circuit provides a constant-current source for the charging circuits of the DTB timing capacitors that is dependent on the particular time-base setting and the position of the VAR control. Basically, it consists of range adjustment resistors switched by an analog selector switch to pass a certain current to a six-step resistor level-shifter. This current is applied to an operational amplifier for comparison and gives a voltage reference to the current source amplifier that supplies the constant current for the DTB.

The circuit details are as follows

Adjustment points DTB settings The adjustment range of the presets R9802, R9803, R9804 is determined by the timing capacitor values of the 1 ns, 10 ns and 1 ms ranges.

The analog switch selectors N9806 are energised from the HEF-bus (see fig.15.2) to switch the selected range current to the negative input of level shifter N9801. Preset R9847 for the 10 us range is permanently connected to the negative input of N9801.

The level shifter consists of the operational amplifier N9801 and an accurate six-step load resistor network across a constant supply voltage.

As a result, a current is fed to the operational amplifier and compared to the current at the positive input to give a fixed output voltage. This voltage is taken off by a multiplexer controlled from the HEF-bus (00, 01, 02, see fig.15.2) to give the range CAL voltage ($U_{\rm CALDTB}$) on test-point X29.

In the CAL position (VAR control clockwise) the $U_{\rm CALDTB}$ has six voltage steps for the time base positions x1, x2, x5, x10, x20, x50. However, in the UNCAL position of the VAR DTB control R8, current is drawn from the level shifter negative input, which means that the $U_{\rm CALDTB}$ at the multiplexer output is reduced to cover the gap between steps depending on the setting of the VAR control. This operates as follows. When the VAR control R8 is increased, N9801-3 input goes high and consequently the high output on N9801-1 causes V9801 to conduct and draws current from the six step resistor network.

15

This produces a corresponding reduction in the $U_{\rm CALDTB}$. To prevent errors in the CAL position of R8 (which is not mechanically switched), a pre-voltage of +100 mV on the emitter of V9801 gives a dead angle for the potentiometer.

The $U_{\rm CALDTB}$ on X29 is applied to the actual current source stage, consisting of operational amplifier comparator N9802 and transistor V9816.

The current source is derived from the ± 18 V on this comparator (pin 7), the $U_{\rm CALDTB}$ giving a fixed output on N9802-6 to drive the current transistor V9816.

The $U_{\rm CALDTB}$ is proportional to the time-base settings; e.g. the lower the current $I_{\rm DTB}$ to the DTB sawtooth generator (emitter of V9224), the lower the DTB sawtooth speed.

In the x100 position a high logic signal from the HEF-bus (D100) switches on the reed relay K9804 via V9819 to switch R9829 in parallel with R9828 in the emitter circuit of V9816. A reed relay is used to reduce errors that would otherwise be caused by any contact resistance. In this way the current $I_{\rm DTR}$ is 100 times increased.

15.3. CIRCUIT DESCRIPTION OF HORIZONTAL LOGIC, Z LOGIC AND INTENSITY CIRCUIT (See fig. 15.14)

The Z-logic circuits for the DTB are similar to those for the MTB, except that opposite logic polarity is used. Therefore only the Z-logic in MTB mode is described.

The logic is selected by the TBS signal from X9001-11 (the OQ 0200); MTB ON is high, DTB ON is low.

Horizontal switch logic - MTB ON

Input 13 of NOR-gate D9401 is high, so output 11 is low. The output is TTL adapted to ECL for the time-base chip print by level adaptors V9411, V9403 with diode clamps V9401...V9412. The low output is applied to NOR-gate input 5. The other input (6) is also low because the X deflection is off. Therefore, output D9401-4 is high. This TBS M signal is applied via R9502 to the base of V9501 (HORIZONTAL SWITCH). This high input blocks V9501 so that current is drawn from the X PRE-AMPL via diode V9502 by the MTB.

Considering the DTB position: input 8 of NOR-gate D9401 is high and input 9 is low (X DEFL. off) so output 10 is low. Therefore the DTB horizontal switch V9233 concucts and diode V9503 blocks. The sawtooth on the DTB is thus fed to earth; i.e. not to the horizontal amplifier.

The X DEFL. input from the HEF-bus to the horizontal switch is normally low (X DEFL. off), so V9539 conducts and earths the X-DEFL signal present on the collector of V9533, derived from the Y signal unit via X9501. Diode V9504 is blocked.

Z-logic

The horizontal switch logic is also fed to the Z circuit. The function of the Z circuit is to provide the logic for switching the intensity regulation circuit, depending on which time-base functions are operating.

MTB on only: (condition-V9414 and V9418 base low)
The high via R9402 is applied to one input of AND-gate D9402-(9). The other input is also high during the MTB sweep (Z MTB) so via the output, the high is fed to input 4 of the MTB NOR-gate D9403 to give a low output to the base of V9414.

The D OFF signal from the HEF-bus is high via R9404 to AND-gate D9402-13 so the input 13 of the DTB NOR-gate D9403 is high. With one input (pin 13) high the output (pin 14) of D9403 is low. So the base of V9418 is also low. Both transistors, V9414 and V9418 are blocked. Equal currents are drawn from the Z amplifier via V9416 and V9417 by the current sources V9422 and V9421.

When DTB on only: (condition - V9414 base low, V9418 base low)
The low on input 13 of D9401 gives a high on output 11 because input
12 is also low. This high is fed via R9403 to give a high on the input
4 of AND-gate D9402. During the DTB sweep the other input (5) is
high (Z DTB), so the output (2) is high, which gives a high input to
the MTB NOR-gate D9403(6) to give a low output to the base of V9414
(this V9414 is blocked).


Input 12 of the DTB NOR-gate D9403 is low because the X-DEFL is low. The low Z MTB is applied to input 12 of AND-gate D9402, the output (15) of which gives a low to the input 13 of the DTB NOR-gate D9403. Finally, the low D OFF input gives a high output on D9401-3, which in turn gives a high input 6 of AND-gate D9402. This results in a high to input 11 of the DTB NOR-gate D9403. The output to the base of V9418 is low. V9418 blocks, as a result V9417 conducts. Both transistors, V9414 and V9418 are blocked. Equal currents are drawn from the Z amplifier via V9416 and V9417 by the current sources V9422 and V9421.

MTB Intens mode:

Input signal TBS (Time Base Switch) is high during the MTB part and low during the DTB part (intensified part).

In MTB INTENS mode the intensity of the MTB part is reduced (see fig. 15.6) and the DTB part has normal intensity. The logic levels in this mode are given in fig. 15.7.

At the moment that the MTB is on, Z MTB is high and Z DTB is low. The inputs of AND-gate D9402-(10 and 9) are high. This gives a high output (14) which is fed to input 4 of MTB NOR-gate D9403. Therefore a low output is supplied to the base of V9414 (X52).



With Z DTB low and D OFF low and Z MTB high all inputs of D9403 (12-9-13-11-10) are low. This results in a low output 15 and a high output 14. This high output is fed to the base of V9418. So V9418 conducts and V9417 blocks. In this way the intensity of the MTB part is reduced.

Fig.15.6. Voltage waveforms in Z logic in MTB INTENSified mode.

Intensity Reduction Circuit

Intensity reduction is achieved by two transitor stages that are separately switched from the HEF-bus to adapt the voltage range of the INTENS potentiometer to the various time-base settings.

MTB SETTINGS	AUTO/TRIG		SINGLE	
	x1	X MAGN x10	x1	X MAGN x10
	Z1 Z2	Z1 Z2	Z1 Z2	Z1 Z2
1 s	1 0	1 0	$-\begin{vmatrix} 1 & 0 \end{vmatrix}$	1 0
0.5	1 0	1 0	1 0	1 0
0.2	1 0	1 0	1 0	1 0
0.1	1 0	1 0	1 0	1 0
50 ms	1 0	-0 1	1 0	0 1
20	1 0	0 1	1 0	0 1
10	1 0	0 1	1 0	0 1
5	0 1	0 1	0 1	0 1
2	0 1	0 1	0 1	0 1
1	0 1	0 1	0 1	0 1
0.5	0 1	0 1	0 1	0 1
0.2	0 1	0 1	0 1	0 1
0.1	0 1	0 1	0 1	0 1
50 us	0 1	0 1	0 1	0 1
20	0 1	0 0	0 1	0 0
10	0 1	0 0	0 1	0 0
5	0 1	0 0	0 1	0 0
2	0 0	0 0	0 0	0 0
1	0 0	0 0	0 0	0 0
0.5	0 0	0 0	0 0	0 0
0.2	0 0	0 0	0 0	0 0
0.1	0 0	0 0	0 0	0 0
50 ns	0 0	0 0	0 0	0 0
20	0 0	0 0	0 0	0 0
10	0 0	0 0	0 0	0 0
X DEFL	1 0	1 0	1 0	1 0

Fig.15.7. Logic levels in INTENSity control circuit.

The INTENS control R14 is connected between 0 V and +13.8 V. The slider is connected via R9637 to the high-impedance positive input of buffer N9601, which provides a low-impedance output to the Z intensity regulation circuit. The INTENS control is also connected to two diode switching circuits that can influence the intensity range as shown in fig.15.8 The logic levels of the control signals Z1 and Z2 are given in Fig.15.7.

These circuits operate as follows:

- With the base control HEF-bus signals Z1 and Z2 off (logic low), transitors V9613 and V9614 are off and diodes V9617, V9616 are blocked. Consequently, the full range of the INTENS control is applied to the Z INTENS circuit.
- If Z1 signal is high V9613 conducts and if the INTENS voltage from R14 is higher than 1,17+0,6=21,80 then diode V9617 conducts and reduces the intensity range as shown, via the input buffer.
- If Z2 signal is high, V9614 conducts and if the INTENS voltage from R14 is higher than 3.8 + 0.6 = 24.4V then diode V9616 conducts and reduces the intensity range as shown, via the input buffer.




Fig.15.8. Graph of range of INTENSity control circuit as a function of the HEF 4094 bus signals Z1 and Z2.


INTENS Regulation Circuit

The main function of the intensity regulation circuit is to draw different currents from the Z pre-amplifier according to the different trace requirements.

The circuit basically comprises two switching transistor pairs, V9414/V9416 and V9418/V9417 and two current sources V9422 and V9421. The bias voltages of the current sources are controlled by zener diodes V9423 and V9419.

The current drawn from the Z pre-amplifier normally increases with increased INTENS control setting.

When the MTB mode is chosen, inputs to both V9414 and V9418 are low and normal regulation takes place linearly from the INTENS control (see level b of fig.15.9) In this event, both current sources draw current from the Z pre-amplifier via V9416 and V9417. When MTB INTENS is selected the intensified part (DTB) has normal intensity (as in MTB only mode) and both current sources drawn current from the Z-preamplifier. The MTB part intensity is reduced by subtracting the current from the current source V9421 (X53 is high, V9418 conducts) from the total current (see level a of fig.15.9)






Fig. 15.9. Graph of range of INTENSity control circuit.

In MTB INTENS mode switching alternates between the a and b levels (b level for the DTB and a level for MTB part).

Summarising, during the MTB and DTB sweep, the low on the base of V9414 switches this transistor off and V9416 is switched on. Current is drawn by V9422 via V9416 from the Z PRE-amplifier.

Stabilisation Circuit

The selected sawtooth current signal is fed from the horizontal switch stages via diode switches V9502, V9503, or V9504 to the emitter of common-base transistor V9506. The collector supply of this transistor is voltage stabilised by a feedback operational amplifier N9708 and capacitive filters to prevent interference. The resulting voltage waveform at the collector of V9506 is a sawtooth with an amplitude between +1 V and +4 V. This is applied to the base of emitter-follower V9507 to provide a low-impedance output to the X-pre-amplifier.

X Pre-amplifier

The X POS control provides an input that can be varied between 0 V and \pm 10 V. The slider potential is connected via a low-pass RC filter to the base of emitter-follower V9508.

The X pre-amplifier proper consists of three series feedback amplifiers (Cherry stages), V9509/V9511, V9512/V9513, V9514/V9516, which can be separately selected by switching their emitter stages. These stages carry the separate GAIN presets for the x10, x1 and X-DEFL. In the X-DEFL stage the resistors R9527 and R9526 provide that the spot (in X-DEFL mode) is in the center of the screen. Active high signals from the HEF-bus switch the x10 and X-DEFL. amplifiers via V9522 and V9524 respectively.

The xl stage is switched via V9523 when the x10 and X-DEFL. input signals are low.

The current source (10 mA), always switched to one of these stages, is V9528, which gives the $\rm U_{REF}$ on the common emitter circuit of the switching transistors.

X Signal-Text Switch

The asymmetrical sawtooth is fed to the X signal-text switch, controlled by EO- signal from the Y Signal Unit. As its name implies, this stage selects either the X signal or the text to feed the Final X Amplifier.

Basically, it consists of a long-tailed pair, V9537/V9538, coupled by two pnp transistors V9527 and V9526 to a diode switching network.

 \underline{X} signal: with E0- low, V9537 is switched off. The correspoding high on its collector is applied to the base of pnp transistor V9527 to switch it off. The low on the collector causes diodes V9534 and V9531 to block; i.e. they do not short-circuit the X signal, which is fed via diodes V9536 and V9532 to the Final X Amplifier.

With V9537 off, V9538 conducts and its collector goes low. This is applied to the base of pnp transistor V9526, which also conducts. The high on its collector causes diodes V9518 and V9519 to conduct which shorts out the TEXT input. Diodes V9517 and V9521 are blocked.

TEXT: with EO- high, V9537 is switched on and its collector is low. The pnp transistor V9527 conducts and the high on its collector causes diodes V9534 and V9531 to conduct, which short-circuits the X signal and blocks the path via diodes V9536 and V9532.

With V9537 on, V9538 switches off and its collector goes high. This is applied to the base of V9526 which blocks. The low on its collector blocks diodes V9518 and V9519; i.e. they do not short-circuit the TEXT input, which is now routed via diodes V9517 and V9521 to the Final X Amplifier.

Time-base supply voltages

The +25 V input from the secondary converter is fed via R9727 to a zener diode V9709. This diode, with smoothing capacitor C9704 across it, provides the 18 V supply for the operational amplifiers of the current sources.

The 25 V input also supplies a voltage regulator N9602 for the 5.15 V reference voltage (UREF). Preset R9623 provides an adjustment for the UREF.


In turn, UREF is applied to three voltage regulators with outputs of ± 12 V, ± 12 V and ± 15 V.

The regulator circuits are identical, and therefore only the $\pm 12~\mathrm{V}$ circuit is described.

It consists of an operational amplifier N9601 with a zener diode V9603 in the output to keep the regulator voltage within the 10 V working range of N9601. The output from the zener diode feeds the base of the emitter-follower V9601. The feedback voltage (5.15 V) from the junction of the output resistors R9604, R9606 is applied to the negative input of the operational amplifier to control the output voltage. Transistor V9602 provides short-circuit current protection for the base-emitter junction of the output transistor V9601. The +15 V voltage regulator circuit is fitted with a larger zener diode (V9608 = 12 V) to drop the extra regulation voltage. The three voltage outputs can be checked on test-points:

X31 = + 12 VX32 = - 12 V

X33 = + 15 V







Fig.15.11 Time base chip unit, p.c.b. lay-out.






Fig.15.11 Time base chip unit, p.c.b. lay-out.




Fig. 15.12 Main time base circuit diagram.






Fig.15.13 Delayed time base circuit diagram.




Fig. 15.14 Circuit diagram of horizontal logic, Z logic and intensity circuit.

15.4 LOCATION LIST OF COMPONENTS ON TIME BASE (CH = located on chip unit)

15.4.1 CAPACITORS

C 9001	F 7	C 9212	F3	C 9417	СН
C 9002	E7, F7	C 9213	F2	C 9418	СН
C 9003	E9	C 9214	F2	C 9419	СН
C 9004	F8	C 9216	F2	C 9421	СН
C 9006	F5	C 9217	F1	C 9502	в3
C 9007	E3	C 9218	E1	C 9503	в3
C 9008	A2	C 9221	F7, F8	C 9504	A3
C 9009	CH	C 9222	F7, F0	C 9504	B3
C 9101	CH	C 9223	F3	C 9507	A3
C 9101	CH	C 9223	F3 E1		B4
C 9102	CH	C 9224 C 9227		C 9508	
C 9103			CH CH	C 9509	B5
C 9104	F5, F6	C 9228		C 9511	B3
C 9103	CH	C 9229	G2	C 9512	F1
	CH	C 9231	CH	C 9513	A3
C 9108	E5	C 9232	G3	C 9514	A3
C 9109	E5	C 9299	E2	C 9516	A4
C 9111	E5	C 9301	E3	C 9517	В3
C 9112	E5	C 9302	D4	C 9601	A9
C 9113	E4, F4	C 9303	E3	C 9602	A9
C 9114	D5	C 9304	D2	C 9603	C9
C 9116	D5	C 9306	D2	C 9604	A9
C 9117	D5	C 9307	E2	C 9606	в9
C 9118	C5	C 9309	D3, D4	C 9607	A9, B9
C 9119	D6	C 9311	D3, D4	C 9608	A8
C 9121	C4	C 9312	C3	C 9609	
C 9123	D4 .	C 9313	C3	C 9611	
C 9124	E4	C 9314	E3	C 9612	•
C 9126	E8 C4	C 9316	D3	C 9613	B7
C 9128		C 9317	D3	C 9614	A7
C 9129 C 9131	D9 D9	C 9318	E3	C 9616	C9
C 9131	D9	C 9321 C 9322	D3 C4	C 9701 C 9702	C7
C 9132	C8, D8	C 9322	C2	C 9702	D8
C 9133	C8, D8	C 9323	CH	C 9703	D6, D7
C 9134	E5, E6	C 9351	CH .	C 9801	A8, A9 C1
C 9137	E8	C 9353	CH	C 9801	D2
C 9138	D8, D9	C 9372	CH	Ċ 9803	E2
C 9141	CH CH	C 9372	CH	0 9003	EZ
C 9142	CH	C 9388	CH		
C 9143	CH	C 9389	CH		
C 9144	D8, D9	C 9399	E3		
C 9146	D4	C 9401	G4		
C 9147	F5, F6	C 9402	G6		
C 9151	E6	C 9403	G6		
C 9199	D4	C 9404	G9		
C 9201	CH	C 9406	G9		
C 9202	E2	C 9407	G8		
C 9203	CH	C 9408	G8		
C 9204	G6	C 9409	F9		
C 9205	CH	C 9411	F8		
C 9206	CH	C 9412	G8		
C 9207	F3	C 9413	G8, G9		
C 9208	G3	C 9414	F7		
C 9209	F3	C 9416	CH		
0 ,20,		0 2 7 2 0	J.,		

1

15.4.2. INTEGRATED CIRCUITS

D 9001 D 9002 D 9003 D 9004 D 9101 D 9102 D 9201 D 9202 D 9401 D 9402 D 9403 D 9703 D 9706 D 9707 D 9803 D 9806	B1 B2 F7, G7 CH CH CH CH CH CH CH CH CH
N 9161 N 9301 N 9302 N 9303 N 9304 N 9601 N 9602 N 9701 N 9702 N 9703 N 9706 N 9707 N 9708 N 9709 N 9801 N 9802	E8 D3 C3 C3 D3 A8 A7, B7 C7 D7 D7, D8 B7, C8 E7 B3 G8 C1 E1

15.4.3 RESISTORS

R 9001	F7	R 9146	D4	R 9217	CH
R 9002	F7	R 9147	D4	R 9218	CH
R 9003	F7	R 9148	D4	R 9219	F4
R 9004	F7	R 9149	E4	R 9221	F4
R 9006	F7	R 9150	D4	R 9222	F4
R 9008	F 7	R 9151	C5	R 9223	F4
R 9009	F7	R 9152	CH	R 9224	CH
R 9012	CH	R 9153	E4	R 9226	CH
R 9013	CH	R 9154	E4	R 9227	CH
R 9014	F5	R 9156	E4	R 9228	CH
R 9016	F5	R 9157	D4	R 9229	F4
R 9017	F5	R 9158	C4	R 9231	F4
R 9018	F8	R 9159	C4	R 9232	F3
R 9019	F8	R 9161	CH	R 9233	F3
R 9022	CH	R 9162	CH	R 9234	F4
R 9023	F8	R 9163	CH	R 9236	G3
R 9024	F8	R 9164	CH	R 9237	F3
R 9026	F9	R 9166	CH	R 9238	G3
R 9027	F8	R 9167	CH	R 9239	F3, G3
R 9028	F8	R 9168	CH	R 9241	F3
R 9029	F8	R 9169	CH	R 9242	G3 _.
R 9031	E9	R 9171	E7	R 9243	G3
R 9032	F9	R 9172	E8	R 9244	G2
R 9033	G4, G5	R 9173	F8	R 9246	G2
R 9034	A2	R 9174	F8	R 9248	G2
R 9101	CH	R 9176	E8	R 9249	G2
R 9102	СН	R 9177	E8	R 9251	F3
R 9103	CH	R 9178	E9	R 9252	F2
R 9104	СН	R 9179	E9	R 9253	E3, F3
R 9107	CH	R 9181	E9	R 9254	F2
R 9111	E7	R 9182	E9	R 9256	E2, F2
R 9113	CH ·	R 9183	E9	R 9257	E2
R 9114	CH	R 9184	C9	R 9258	E3
R 9116	CH	R 9186	C9	R 9259	F3
R 9117	CH	R 9187	D8	R 9260	F2
R 9118	F4	R 9188	D8	R 9261	CH
R 9119	F4	R 9189	E8	R 9262	CH
R 9121	D6	R 9191	D8	R 9263	CH CH
R 9124	CH	R 9192 R 9193	D9 CH	R 9264 R 9265	E2
R 9125	D6	R 9194	CH	R 9266	F1
R 9126 R 9127	E4 E4	R 9195	D4	R 9267	E1
R 9127	E6	R 9196	CH	R 9268	F1
R 9128	E5	R 9197	CH	R 9269	F1
R 9131	E5	R 9198	CH	R 9271	F2
R 9131	E5	R 9199	CH	R 9272	F3
R 9133	E5	R 9200	D5	R 9273	F1
R 9134	E4	R 9201	CH	R 9274	D8
R 9135	E6	R 9202	CH	R 9276	E7
R 9136	D6	R 9203	CH	R 9277	D8
R 9137	E6	R 9204	CH	R 9278	E8
R 9141	D6	R 9205	E2	R 9279	G4
R 9142	D6	R 9207	CH	R 9281	G8
R 9143	D4	R 9211	E6	R 9298	G2
R 9144	D4	R 9214	G6	R 9299	F2
R 9145	D4	R 9216	CH	R 9301	D2
· -					

R	9302	E4	R	9384	СН		R	9517	В4	
	9303	D2	R	9386	CH		R	9518	A3	
	9304	D4	R	9387	CH		R	9519	В3	
	9306	D3	R	9388	CH		R	9521	A3	
R	9307	E3	R	9390	CH		R	9522	АЗ,	Α4
	9308	D4	R	9391	CH		R	9523	АЗ,	
	9309	D4	R	9392	CH		R	9524	A3,	
	9313	D2	R	9393	CH		R	9526	A4	
	9314	D2	R	9394	CH		R	9527	A4	
	9316	D3	R	9395	CH		R	9528	В4	
R	9317	E3	R	9396	CH		R	9529	В4	
R	9318	E4	R	9397	CH		R	9531	Α4	
R	9319	E3	R	9401	CH		R	9532	В4	
R	9321	D3	R	9402	F5		R	9533	В4	
R	9322	D3	R	9403	F5		R	9534	В4	
R	9323	D3	R	9404	G5		R	9536	A5	
R	9324	D3	R	9406	F5		R	9537	В4	
R	9326	D3	R	9407	CH			9538	A5,	В5
R	9327	D3	R	9408	G6			9539	A5,	B 5
R	9328	E2, E3	R	9409	G6			9541	A5	
R	9329	C3	R	9411	G6		R	9542	A5,	В5
R	9331	C3	R	9412	G8			9543	A5,	В5
R	9332	CH		9413	CH			9544	A5,	В5
R	9333	CH	R	9414	CH			9546	B5	
R	9334	C3	R	9416	CH		R	9547	B5	
R	9336	C3		9417	CH			9548	В4	
R	9337	C3	R	9418	E6			9549	В4	
R	9338	C4	R	9419	•	F9		9551	В4	
R	9339	C2		9421	F8			9552	В6	
R	9341	C3		9423	-	F9		9553	В6	
R	9342	C3		9424		F9		9554	В6	
	9343	C2		9427	G8			9556	В6	
R	9344	C3		9428	CH			9557	B5	
	9345	C2		9429	F8	_		9558	B5	
	9346	C2		9431	G8,			9559	C4,	В4
	9347	C3		9432		G9		9561	B4	
	9348	C3		9436	G8,	G9		9562	C5	
	9349	CH		9438	F8,			9563	В5	
	9362	CH		9439	-	F9		9564	B5	
	9363	СН		9441	F9			9566	A5	
	9364	CH		9443	CH			9567	B4	
	9365	CH		9444	CH			9568	B6	
	9366	CH		9501	C4			9569	A6	
	9368	CH		9502	C4			9571	A3	
	9369	CH		9503	A4			9601	A9	
	9370	CH		9504	F1			9602	B9	
	9371	CH		9506	F1			9603 9604	В8 А9	
	9372	CH		9507	Fl F1				A9	
	9373	CH		9508	F1			9606	В9	
	9374	CH		9509 9511	В3 А3			9607 9608	вэ В9	
	9375	CH		9511 9512	B3			9609	вэ В9	
	9376	CH		9512	вз В3			9611	В8	
	9377	CH		9513 9514	в3			9612	В9	
	9378	CH			ьэ А2			9619	ьэ А7	
K	9379	СН	K	9 516	AZ		Ľ	3013	E1	

ъ	0610	۸.7
R R	9619 9621	A7
R	9622	A7 A7
R	9623	A7. A7
R	9624	A7
R	9627	A7
R	9631	A8
R	9632	A8
R	9633	A8
R	9634	A8
R		A8
R	9637	A6
R	9638	A8
R	9639	A8
R	9641	A8
R	9642	A8
R		A7
R	9644	A7
R		в7
R		В8
R		B7
R		В7
R		C7
	9707	C8
	9708	B7
	9709	C7
R		D8
R R	9711 9712	C7 C8
R	9713	C8
R	9714	C8
R	9716	C7
R	9717	C7
R	9718	D8
R	9719	D8
R	9721	D 7
R	9722	D7
	9723	D7
	9724	D7
	9726	D7
	9727	A9
	9728	D7
	9729	D7
	9731	D7, D8
	9737	D8
R	9738	D8 .
R R	9739 9741	D7 C6
R R	9741	E7
R	9746	D8
R	9747	D7
R	9748	E7
R	9751	C7

R 9801

C1

R 9802

R 9803

R 9804

R 9806

R 9807

R 9808

R 9809

R 9811

R 9812

R 9813

R 9814

R 9816

R 9817

R 9818

R 9819

R 9821

R 9822

R 9823

R 9824

R 9826

R 9827

R 9828

R 9829

R 9831

R 9841

R 9842

R 9847

B2

B1

B1

C1

C1

C1

C1

C1

C2

C2

C2

C1

C1

D2

D2

D2

D1

D1

D1

E1

D1

E1

E1

C2

D1

C1

B1

15.4.4. SEMI CONDUCTORS

V	9001	F7		V	9201	СН		V	9353	CH
V	9002	F7		V	9202	CH		V	9354	CH
V	9003	F6,	F7	V	9203	G7		V	9356	CH
V	9004	F7		V	9204	F6		V	9357	CH
V	9006	F6		V	9205	G2		V	9358	- CH
V	9007	F6		V	9206	F4		V	9372	CH
V	9008	F5		V	9207	F6		V	9373	СН
٧	9009	F8		V	9208	F4		V	9374	CH
V	9011	E8		V	9209	F4,	F5	V	9376	CH
V	9012	F8		V	9210	G2		V	9377	CH
V	9013	F8		V	9211	F3			9378	CH
V	9014	E9		V	9212	F4,	G4	V	9379	CH
V	9016	F9		V	9213	G3			9401	F6
V	9017	G7			9214	G4			9402	F6
V	9018	F9		V	9216	G4			9403	F6
V	9101	CH			9217	F4			9404	F6
V	9102	CH		V	9218	G3			9406	F6
V	9103	F4			9219	G3			9407	F6
V	9104	D6		V	9221	F3			9408	F6
V	9105	D6		V	9222	F3,	G3		9409	F6
V	9106	F7			9224	G2			9411	G7
V	9107	F7			9226	G2			9412	F6, F7
	9108	E5			9227	G2			9413	F7
V	9109	E6			9228	F2			9414	F9
	9110	D6			9229	F2			9416	F9
	9111	E5,	E6		9231	Е3,	F3		9417	G9
V		E6			9232	E1			9418	G9
V	9113	E5			9233	F1			9419	G8
	9114	E5			9234	G3			9421	G9
	9116	D5			9236	G7			9422	F9
V	9117	D5		V	9237	F3			9423	F8
V	9118	D5			9238	F1			9424	G8
V	9119	D5		V	9241	G2			9501	C4
V	9121	D6		V	9242	G2			9502	В3
V	9122	CH		V	9301	E3			9503	в3
	9123	CH			9302	E3			9504	В3
	9124	CH			9304	E3			9506	B4
V	9126	CH		V	9306	E3		V	9507	В4
V	9127	E4		V	9307	E3		V	9508-	A4
V	9128	C4		V	9308	E3		V	9509	B4
V	9129	F7		V	9309	E3		V	9511	A4
V	9131	E8		V	9311	E2		V	9512	В5
V	9132	E8,	E9	V	9312	D3		V	9513	В5
V	9133	E9		V	9313	D3		V	9514	B5
V	9134	E9		V	9314	D3		V	9516	В5
V	9135	D6		V	9316	E2		V	9517	A6
V	9136	С9		V	9317	E2			9518	В6
V	9137	С9			9318	E2			9519	В6
V		D9			9319	C4			9521	A6
V	9139	D8		V.	9321	C2			9522	В4
V	9141	D5		V	9322	B1			9523	В5
V	9142	C4		V	9351	CH			9524	В5
V	9143	D8		V	9352	CH	•		9526	В6

```
V 9527
           В6
V 9528
           В4
v 9531
           В6
V 9532
           A6
V 9533
           F1
V 9534
           в6
V 9536
           A6
V 9537
           В5
V 9538
           B5, C5
V 9539
           F1
V 9541
           C4
V 9542
           в5
V 9601
           В9
V 9602
           в9
V 9603
           Α9
V 9604
           в9
V 9606
           в9
V 9607
           в9
V 9608
           Α8
V 9609
           A8
V 9611
           A8
V 9613
           A7
V 9614
           Α7
V 9616
           Α8
V 9617
           Α8
V 9701
           C7
V 9708
           D7
V 9709
           Α9
V 9716
           E8
V 9717
           D8
V 9718
           D7
V 9719
           C7
V 9724
           D7
V 9801
           D1
V 9816
           E1
V 9818
           D1
V 9819
           D1
```

K 9704

к 9804

D7

D1

15.5 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

-		-	CARACTECE	
1	5.5.	1	CAPACITORS	

POSNR	DESCRIPTION	ORDERING CODE
C 9001	-20+50% 10NF	4822 122 31414
C 9002	-20+50% 10NF	4822 122 31414
C 9003	16V 20% 6.8UF	5322 124 14069
C 9004	-20+50% 10NF	4822 122 31414
C 9006	-20+50% 10NF	4822 122 31414
C 9007	-20+50% 10NF	4822 122 31414
C 9008	16V 20% 6.8UF	5322 124 14069
C 9009	-20+50% 10NF	4822 122 31414
C 9011	2% 100PF	4822 122 31316
C 9101	50V 10% 22NF	5322 122 32654
C 9102	50V 5% 56PF	5322 122 32661
C 9103	50V 10% 22NF	5322 122 32654
C 9104	-10+50% 33UF	4822 124 20688
C 9105	50V 10% 22NF	5322 122 32654
C 9107	50V 5% 47PF	5322 122 32452
C 9108	-20+50% 10NF	4822 122 31414
C 9109	2% 56PF	4822 122 32027
C 9111	2% 56PF	4822 122 32027
C 9112	2% 150PF	4822 122 31413
C 9113	-20+50% 10NF	4822 122 31414
C 9114	630V 1% 360PF	4822 121 50551
C 9116	400V 5% 47NF	5322 121 42487
C 9117	200V 7/100PF	5322 125 50046
C 9118	100V 5% 4.7UF	4822 121 41975
C 9119	-20+50% 10NF	4822 122 31414
C 9121	-20+50% 10NF	4822 122 31414
C 9123	16V 20% 6.8UF	5322 124 14069
C 9124	16V 20% 6.8UF	5322 124 14069
C 9126	-20+50% 10NF	4822 122 31414
C 9128	-20+50% 10NF	4822 122 31414
C 9129	630V 1% 316PF	4822 121 50531
C 9131	400V 5% 47NF	5322 121 42487
C 9132	100V 5% 4.7UF	4822 121 41975
C 9133	-20+50% 10NF	4822 122 31414
C 9134	-20+50% 10NF	4822 122 31414
C 9136	-20+50% 10NF	4822 122 31414
C 9137	10% 470PF	4822 122 30034
C 9138	16V 20% 6.8UF	5322 124 14069
C 9141	50V 10% 22NF	5322 122 32654
C 9142	50V 10% 22NF	5322 122 32654
C 9143	50V 10% 22NF	5322 122 32654
C 9144	16V 20% 6.8UF	5322 124 14069
C 9146	0.25PF 4.7PF	4822 122 31822
C 9147	-10+50% 33UF	4822 124 20688
C 9151	2% 56PF	4822 122 32027
C 9152	50V 5% 39PF	5322 122 32966
C 9199 C 9201 C 9202 C 9203 C 9204	10% 1NF 50V 10% 22NF 0.25PF 4.7PF 50V 10% 22NF -20+50% 10NF	4822 122 30027 5322 122 32654 4822 122 31822 5322 122 32654 4822 122 31414

C 9205	50V 10%	22NF	5322 122 32654
C 9206	-20+50%	10NF	4822 122 32634
C 9207	-20+50%	10NF	4822 122 31414
C 9208	-20+50%	56PF	4822 122 32027
C 9209	2%	56PF	4822 122 32027
C 9212 C 9213 C 9214 C 9216 C 9217	2% 630V 1% 400V 5% 200V 7 100V 5%	47NF 7/100PF	4822 122 31413 4822 121 50551 5322 121 42487 5322 125 50046 4822 121 41975
C 9218	-20+50%	10NF	4822 122 31414
C 9221	-20+50%	10NF	4822 122 31414
C 9222	16V 20%	6.8UF	5322 124 14069
C 9223	16V 20%	6.8UF	5322 124 14069
C 9224	-20+50%	10NF	4822 122 31414
C 9227	50V 10%	22NF	5322 122 32654
C 9228	50V 10%	22NF	5322 122 32654
C 9229	16V 20%	6.8UF	5322 124 14069
C 9231	50V 5%	56PF	5322 122 32661
C 9232	2%	56PF	4822 122 32027
C 9233	50V 5%	39PF	5322 122 32966
C 9299	10%	1NF	4822 122 30027
C 9301	-20+50%	10NF	4822 122 31414
C 9302	16V 20%	6.8UF	5322 124 14069
C 9303	-20+50%	10NF	4822 122 31414
C 9304	16V 20%	6.8UF	5322 124 14069
C 9306	-20+50%	10NF	4822 122 31414
C 9307	-20+50%	10NF	4822 122 31414
C 9309	10V 20%	33UF	4822 124 40963
C 9311	10V 20%	33UF	4822 124 40963
C 9312	2%	330PF	4822 122 31353
C 9313	2%	330PF	4822 122 31353
C 9314	16V 20%	6.8UF	5322 124 14069
C 9316	10V 20%	33UF	4822 124 40963
C 9317	10V 20%	33UF	4822 124 40963
C 9318	16V 20%	6.8UF	5322 124 14069
C 9321	16V 20%	6.8UF	5322 124 14069
C 9322	16V 20%	6.8UF	5322 124 14069
C 9323	16V 20%	6.8UF	5322 124 14069
C 9351	50V 10%	22NF	5322 122 32654
C 9352	50V 10%	22NF	5322 122 32654
C 9353	50V 10%	22NF	5322 122 32654
C 9372	50V 10%	22NF	5322 122 32654
C 9373	50V 10%	22NF	5322 122 32654
C 9387	300V	2/18PF	5322 125 50051
C 9388	50V 5%	100PF	5322 122 32532
C 9389	50V 5%	100PF	5322 122 32532
C 9399	2%	56PF	4822 122 32027
C 9401	2%	22PF	5322 122 32143
C 9402	-20+50%	10NF	4822 122 31414
C 9403	-20+50%	10NF	4822 122 31414
C 9407	-20+50%	10NF	4822 122 31414
C 9408	16V 20%	6.8UF	5322 124 14069
C 9409	-20+50%	10NF	4822 122 31414
C 9411	-20+50%	10NF	4822 122 31414
C 9412	-20+50%	10NF	4822 122 31414
C 9413	16V 20%	6.8UF	5322 124 14069
C 9414	50V 10%	22NF	5322 122 32654
C 9416	50V 10%	22NF	5322 122 32654
C 9417	50V 10%	22NF	5322 122 32654
C 9418	50V 10%	22NF	5322 122 32654
C 9419	50V 10%	22NF	5322 122 32654
C 9421	50V 10%	22NF	5322 122 32654
C 9422	63V 10%	680NF	5322 121 42494

```
20%
20%
20%
20%
                                                          5322 124 14069
5322 124 14069
5322 124 14069
5322 124 14069
         C 9502
                                      6.8UF
                      16V
         C
                      16V
                                      6.8UF
6.8UF
           9503
            9504
                       16V
         C-9506
                                      6.8UF
                      16V
            9507
                        -20+50%
                                        10NF
                                                          4822 122 31414
            9508
                                                          4822 124 40963
5322 124 14069
                      107
                              20%
                                        33UF
            9509
                      16V
                                      6.8ŬF
                              20%
         CCCC
                        -20+50%
            9511
9512
                                        10NF
                                                          4822 122 31414
4822 122 31414
                        -20+50%
                                        10NF
            9513
                        -20+50%
                                        10NF
                                                          4822 122 31414
            9514
                                      6.8UF
                                                          5322 124 14069
5322 121 42493
5322 124 14069
         C
                      16V
                              20%
                      63V 10%
16V 20°
            9516
9517
         Č
                                      220NF
                                      6.8UF
6.8UF
            9601
                       161
                               20%
                                                          5322
                                                                        14069
            9602
                               20%
                                                          4822 124 20693
5322 124 14069
4822 122 31414
4822 122 31414
5322 124 14069
                      -10+50%
16V 20
            9603
                                      220UF
            9604
                              20%
                                      6.8UF
10NF
            9606
9607
                       -20+50%
-20+50%
         Č
                                        10NF
            9608
                      16V 20%
                                      6.8UF
                                                          4822 124 20688
4822 122 31414
            9609
                      -10+50%
                                        33UF
            9611
                        -20+50%
                                        10NF
                      25V
16V
                                                          5322 124 14081
5322 124 14069
4822 122 30027
4822 124 20712
                              20%
                                      6.8UF
6.8UF
            9612
            9613
                                        1NF
33UF
            9614
                              10%
            9617
                      -10+50%
                                                          4822 124 20693
5322 124 14069
5322 124 14069
5322 124 14069
5322 124 14081
            9616
9701
                      -10+50%
                                      220UF
                              20%
20%
                      16V
                                      6.8UF
            9702
                      16V
                                      6.8UF
            9703
                      16V
                              20%
                                      6.8UF
            9704
                      251
                              20%
                                      6.8UF
                              20%
20%
            9801
                                      6.8UF
6.8UF
                                                          5322 124 14069
5322 124 14069
5322 124 14069
                      16V
            9802
                      16V
            9803
                      161
                              20%
                                      6.8UF
15.5.2
                     INTEGRATED CIRCUITS
                                                          5322 209 10421
5322 209 10421
5322 209 10421
         D 9001
                      HEF4094BP
                                          PEL
         D 9002
D 9003
                                          PEL
                      HEF4094BP
                      HEF4094BP
                                          PEL
                      HEF4025BP
            9004
                                          PEL
                                                           4822 209 10254
         D
            9101
                      100131FC
                                          FSC
                                                           5322 209 82939
                                                          5322 209 85518
5322 209 82939
5322 209 85518
4822 209 10246
                                          FSC
FSC
         D
            9102
                       100102FC
         D 9201
                      100131FC
         D
            9202
                      100102FC
                                          FSC
            9401
                      HEF4001BP
                                          PEL
         D 9402
                                          MOT
                      MC10104P
                                                          5322 209
                                                          5322 209 11104
4822 209 10262
5322 209 10357
                      MC10109P
         D
            9403
                                          MOT
         D
            9703
                      HEF4051BP
                                          PEL
                      HEF4.066 BP
            9706
         D
                                          PEL
            9707
                      HEF4066BP
                                                          5322 209 10357
                                          PEL
                                                          4822 209 10262
5322 209 10357
         D 9803
                      HEF4051BP
            9806
                      HEF4066BP
                                          PEL
                                                          5322 209 82076
5322 209 11225
5322 209 86056
            9161
                      LM358P
                                          T.I
            9301
9302
                      CA3086
LM308AN
         N
                                          RCA
                                          N.S
         N
                                                          5322 209 86056
            9303
                       1 M308AN
                                                          4822 209 80617
5322 209 82561
5322 209 85889
5322 209 82076
                                          FSC
         N
            9304
                      UA741TC
                      UA324PC
UA723CN
                                          FSC
SIG
            9601
            9602
         N
            9701
                      LM358P
            9702
                       UA714HC
                                                          5322 209 86169
                                                          5322 209 82943
5322 209 86434
5322 209 82076
            9708
                      LM317LZ
                                          MOT
                      LM79L05ACZ
         N
            9709
                                          N.S
T.I
            9801
                      LM358P
         N
                      UA714HC
         N 9802
                                          FSC
                                                          5322 209 86169
```

15.5.3	RESISTOR	RS	
R 90	001 MRS25 002 MRS25 003 MRS25 004 MRS25	1% 7K5 1% 2K15 1% 316E 1% 825E	4822 116 53028 5322 116 53239 5322 116 53514 5322 116 53541
R 90 R 90 R 90	006 MRS25 008 MRS25 009 MRS25 012 MCR18 013 MCR18	1% 4K22 1% 511E 1% 1K 1% 510E 1% 100E	5322 116 53246 5322 116 53135 4822 116 53108 4822 111 90245 5322 111 91134
R 90 R 90 R 90)17 MRS25	1% 2K61 1% 1K96 1% 1K 1% 2K15 1% 1K1	5322 116 53327 5322 116 53237 4822 116 53108 5322 116 53239 5322 116 53473
R 90 R 90 R 90	022 MRS25 023 MRS25 024 MRS25 026 MRS25 027 MRS25	1% 1K21 1% 464E 1% 1K1 1% 2K37 1% 1K1	4822 116 52956 5322 116 53232 5322 116 53473 5322 116 53536 5322 116 53473
R 91 R 91 R 91	028 MRS25 029 MRS25 031 MRS25 032 MRS25 033 MRS25	1% 3K48 1% 8K25 1% 51E1 1% 2K15 1% 1K	4822 116 53315 5322 116 53267 5322 116 53213 5322 116 53239 4822 116 53108
R 91 R 91 R 91	034 MRS25 101 MCR18 102 MCR18 103 MCR18 104 RC-01	1% 10E 1% 47E 1% 160E 1% 1K2 5% 8E2	4822 116 52891 4822 111 90217 4822 111 90345 5322 111 90096 4822 111 90357
R 91 R 91	114 MCR18	1% 33E 1% 8K25 1% 330E 1% 100E 1% 510E	4822 111 90357 5322 116 53267 5322 111 90106 5322 111 91134 4822 111 90245
R 91 R 91 R 91	117 MCR18 118 MRS25 119 MRS25 121 MRS25 124 MCR18	1% 510E 1% 2K15 1% 4K22 1% 12K1 1% 47E	4822 111 90245 5322 116 53239 5322 116 53246 4822 116 52957 4822 111 90217
R 91 R 91 R 91	125 MRS25 126 MRS25 127 MRS25 128 MRS25 129 MRS25	1% 12K1 1% 1K47 1% 1K96 1% 1K21 1% 1K96	4822 116 52957 5322 116 53185 5322 116 53237 4822 116 52956 5322 116 53237
R 91 R 91 R 91	131 MRS25 132 MRS25 133 MRS25 134 MRS25 135 MRS25	1% 1K96 1% 196E 1% 196E 1% 13K3 1% 4K22	5322 116 53237 5322 116 53492 5322 116 53492 5322 116 53489 5322 116 53246
R 9: R 9: R 9:	136 MRS25 137 MRS25 141 MRS25 142 MRS25 143 MRS25	1% 4K22 1% 8K25 1% 909E 1% 909E 1% 681E	5322 116 53246 5322 116 53267 4822 116 53533 4822 116 53533 4822 116 53123
R 9; R 9; R 9;	144 MRS25 145 MRS25 146 MRS25 147 MRS25 148 MRS25	1% 10K 1% 2K61 1% 10E 1% 2K15 1% 10E	4822 116 53022 5322 116 53327 4822 116 52891 5322 116 53239 4822 116 52891
R 9 R 9 R 9	149 MRS25 150 MRS25 151 MRS25 152 MCR18 153 MRS25	1% 100E 1% 3K16 1% 422E 1% 1K 1% 162E	5322 116 53126 4822 116 53021 5322 116 53592 5322 111 90092 5322 116 53523

D 0154	MDCGE	1+ 2V1E	5322 116 53239
R 9154	MRS25	1% 2K15	5322 116 53239
R 9156	MRS25	1% 51E1	5322 116 53213
R 9157	MRS25	1% 1K21	4822 116 52956
R 9158	MRS25	1% 4K64	5322 116 53212
R 9159	MRS25	1% 1K21	4822 116 52956
R 9161	MCR18	1% 1K	5322 111 90092
R 9162	MCR18	1% 510E	4822 111 90245
R 9163	MCR18	1% 510E	4822 111 90245
R 9164	MCR18	1% 82E	4822 111 90124
R 9166	MCR18	1% 510E	4822 111 90245
R 9167	MCR18	1% 510E	4822 111 90245
R 9168	MCR18	1% 1K	5322 111 90092
R 9169	MCR18	1% 1K8	5322 111 90101
R 9171	MRS25	1% 100E	5322 116 53126
R 9172	MRS25	1% 750E	5322 116 53265
R 9173	MRS25	1% 2K15	5322 116 53239
R 9174	MRS25	1% 4K22	5322 116 53246
R 9176	MRS25	1% 2K61	5322 116 53327
R 9177	MRS25	1% 2K37	5322 116 53536
R 9178	MRS25	1% 2K15	5322 116 53239
R 9179	MRS25	1% 464E	5322 116 53232
R 9181	MRS25	1% 10E	4822 116 52891
R 9182	MRS25	1% 11K	4822 116 52907
R 9183	MRS25	1% 2K15	5322 116 53239
R 9184	MRS25	1% 2K15	5322 116 53239
R 9186	MRS25	1% 2K15	5322 116 53239
R 9187	MRS25	1% 10E	4822 116 52891
R 9188	MRS25	1% 100K	4822 116 52973
R 9189	MRS25	1% 681E	4822 116 53123
R 9191	MRS25	1% 2K15	5322 116 53239
R 9192	MRS25	1% 10E	4822 116 52891
R 9193	MCR18	1% 510E	4822 111 90245
R 9194	MCR18	1% 510E	4822 111 90245
R 9195	MRS25	1% 100K	4822 116 52973
R 9196	MCR18	1% 330E	5322 111 90106
R 9197	MCR18	1% 1K	5322 111 90092
R 9198	MCR18	1% 510E	4822 111 90245
R 9199	MCR18	1% 510E	4822 111 90245
R 9200	MRS25	1% 10E	4822 116 52891
R 9201	MCR18	1% 47E	4822 111 90217
R 9202	MCR18	1% 160E	4822 111 90345
R 9203	MCR18	1% 1K2	5322 111 90096
R 9204	MCR18	1% 10E	5322 111 90095
R 9205	0.3W	25% 10K	4822 105 10455
R 9207	MCR18	1% 33E	4822 111 90357
R 9211	MRS25	1% 8K25	5322 116 53267
R 9214	MRS25	1% 511E	5322 116 53135
R 9216	MCR18	1% 510E	4822 111 90245
R 9217	MCR18	1% 270E	4822 111 90154
R 9218	MCR18	1% 1K	5322 111 90092
R 9219	MRS25	1% 1K33	5322 116 53512
R 9221	MRS25	1% 261E	5322 116 53549
R 9222	MRS25	1% 21K5	5322 116 53241
R 9223	MRS25	1% 2K15	5322 116 53239
R 9224	MCR18	1% 330E	5322 111 90106
R 9226	MCR18	1% 510E	4822 111 90245
R 9227	MCR18	1% 510E	4822 111 90245
R 9228	MCR18	1% 47E	4822 111 90217
R 9229	MRS25	1% 3K16	4822 116 53021
R 9231	MRS25	1% 2K15	5322 116 53239
R 9232	MRS25	1% 1K47	5322 116 53185
R 9233	MRS25	1% 1K96	5322 116 53237
R 9234	MRS25	1% 1K21	4822 116 52956
R 9236	MRS25	1% 1K96	5322 116 53237
R 9237	MRS25	1% 1K96	5322 116 53237

R 9238	MRS25	1% 196E	5322 116 53492
R 9239	MRS25	1% 196E	5322 116 53492
R 9241	MRS25	1% 13K3	5322 116 53489
R 9242	MRS25	1% 4K22	5322 116 53246
R 9243	MRS25	1% 4K22	5322 116 53246
R 9244 R 9246 R 9248 R 9249 R 9251	MRS25 MRS25 MRS25 MRS25 MRS25 MRS25	1% 12K1 1% 12K1 1% 909E 1% 909E 1% 681E	4822 116 52957 4822 116 52957 4822 116 53533 4822 116 53533 4822 116 53123
R 9252	MRS25	1% 10K	4822 116 53022
R 9253	MRS25	1% 10E	4822 116 52891
R 9254	MRS25	1% 2K15	5322 116 53239
R 9256	MRS25	1% 10E	4822 116 52891
R 9257	MRS25	1% 1K21	4822 116 52956
R 9258	MRS25	1% 100E	5322 116 53126
R 9259	MRS25	1% 2K15	5322 116 53239
R 9260	MRS25	1% 2K61	5322 116 53327
R 9261	MCR18	1% 160E	4822 111 90345
R 9262	MCR18	1% 1K	5322 111 90092
R 9263	MCR18	1% 1K	5322 111 90092
R 9264	MCR18	1% 510E	4822 111 90245
R 9265	MRS25	1% 100K	4822 116 52973
R 9266	MRS25	1% 1K21	4822 116 52956
R 9267	MRS25	1% 4K64	5322 116 53212
R 9268	MRS25	1% 21K5	5322 116 53241
R 9269	MRS25	1% 10K	4822 116 53022
R 9271	MRS25	1% 3K16	4822 116 53021
R 9272	MRS25	1% 51E1	5322 116 53213
R 9273	MRS25	1% 422E	5322 116 53592
R 9274	MRS25	1% 17K8	5322 116 53235
R 9276	MRS25	1% 14K7	4822 116 53531
R 9277	MRS25	1% 11K	4822 116 52907
R 9278	MRS25	1% 1K	4822 116 53108
R 9279	MRS25	1% 2K15	5322 116 53239
R 9281	MRS25	1% 1K1	5322 116 53473
R 9298	MRS25	1% 10E	4822 116 52891
R 9299	MRS25	1% 100K	4822 116 52973
R 9301	MRS25	1% 8K25	5322 116 53267
R 9302	MRS25	1% 10E	4822 116 52891
R 9303	MRS25	1% 422E	5322 116 53592
R 9304	MRS25	1% 2K87	5322 116 53513
R 9306	MRS25	1% 7K5	4822 116 53028
R 9307	MRS25	1% 1K96	5322 116 53237
R 9308	MRS25	1% 51E1	5322 116 53213
R 9309	MRS25	1% 51E1	5322 116 53213
R 9313	MRS25	1% 100E	5322 116 53126
R 9314	MRS25	1% 2K61	5322 116 53327
R 9316	MRS25	1% 1K78	5322 116 53208
R 9317	MRS25	1% 4K22	5322 116 53246
R 9318	MRS25	1% 100E	5322 116 53126
R 9319	MRS25	1% 316E	5322 116 53514
R 9321	MRS25	1% 51E1	5322 116 53213
R 9322	MRS25	1% 51E1	5322 116 53213
R 9323	MRS25	1% 2K15	5322 116 53239
R 9324	MRS25	1% 3K16	4822 116 53021
R 9326	MRS25	1% 1K47	5322 116 53185
R 9327	MRS25	1% 1K47	5322 116 53185
R 9328	MRS25	1% 10E	4822 116 52891
R 9329	MRS25	1% 100E	5322 116 53126
R 9331	MRS25	1% 100E	5322 116 53126
R 9332	MCR18	1% 510E	4822 111 90245
R 9333	MCR18	1% 510E	4822 111 90245
R 9334	MRS25	1% 511K	5322 116 53334
R 9336	MRS25	1% 28K7	4822 116 53215

R 9337 R 9338 R 9339 R 9341 R 9342	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	196K 21K5 511K 28K7 196K	5322 5322 5322 4822 5322	116 116 116 116 116	53661 53241 53334 53215 53661
R 9343 R 9344 R 9345 R 9346 R 9347	0.3W	1% 25%	21K5 10K 10K 10K 10K	5322 4822 4822 4822 4822	116 105 116 105 105	53241 10455 53022 10455 10455
R 9348 R 9349 R 9352 R 9353 R 9354	0.3W MCR18 MCR18 MCR18 MCR18		10K 510E 1K 1K 18E	4822 4822 5322 5322 5322	105 111 111 111 111	10455 90245 90092 90092 90139
R 9355 R 9356 R 9357 R 9358 R 9359	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1%	18E 3K3 100E 100E 220E	5322 4822 5322 5322 4822	111 111 111	90139 90157 91134 91134 90178
R 9361 R 9362 R 9363 R 9364 R 9365	MCR18 MCR18 MCR18 MCR18 MCR18		220E 10E 10E 47E 47E	4822 5322 5322 4822 4822	111 111 111 111 111 111	90178 90095 90095 90217 90217
R 9367 R 9368 R 9369 R 9370 R 9371	RC-01 MCR18 MCR18 MCR18 MCR18	1%	3E3 47E 120E 75E 100E	4822 4822 4822 4822 5322	111 111 111 111 111	90388 90217 90339 90371 91134
R 9372 R 9373 R 9374 R 9375 R 9376	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	1K 1K 18E 18E 3K3	5322 5322 5322 5322 4822	111 111 111 111 111 111	90092 90092 90139 90139 90157
R 9377 R 9378 R 9379 R 9382 R 9383	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	10E	5322 5322 5322 4822 4822	111 111 111 111 111 111	91134 91134 90095 90178 90178
R 9384 R 9386 R 9388 R 9389 R 9390	MCR18 MCR18 MCR18 RC-01 MCR18	1% 1% 1% 5% 1%	10E 47E 47E 3E3 75E	5322 4822 4822 4822 4822	111	90095 90217 90217 90388 90371
R 9391 R 9392 R 9393 R 9394 R 9395	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	510E 120E 120E 510E 47E	4822 4822 4822 4822 4822	111 111 111 111 111 111	90245 90339 90339 90245 90217
R 9396 R 9397 R 9398 R 9399 R 9401	MCR18 MCR18 RC-01 RC-01 MCR18	1% 1% 5% 5% 1%	120E 120E 1E 1E 510E	4822 4822 4822 4822 4822	111 111 111 111 111	90339 90339 90184 90184 90245
R 9402 R 9403 R 9404 R 9406 R 9407	MRS25 MRS25 MRS25 MRS25 MCR18	1% 1% 1% 1% 1%	11K 11K 11K 11K 510E	4822 4822 4822 4822 4822	116 116 116 116 111	52907 52907 52907 52907 90245
R 9408 R 9409 R 9411 R 9413 R 9414	MRS25 MRS25 MRS25 MCR18 MCR18	1%	511E 4K22 825E 510E 510E	5322 5322 5322 4822 4822	116 116 116 111 111	53135 53246 53541 90245 90245

R 9416 R 9417 R 9418 R 9419 R 9421	MCR18 MCR18 MRS25 MRS25 MRS25	1% 8K25 1% 100E	50000 50000 50000	4822 111 4822 111 5322 116 5322 116 5322 116	90245 90245 53267 53126 53327	20 1 23 2 21 1 20 1 20 1 20 1		2013-2017 2007/24 2007/24 2107-20 2018/24	0.59 B 30 PB S 50 CP B 50 CP B 50 CP B
R 9423 R 9424 R 9429 R 9431 R 9432	MRS25 MRS25 MRS25 MRS25 MRS25	1% 2K87 1% 2K61	52461 53862 24061	4822 116 5322 116 5322 116 4822 116 5322 116	53513 53327 53021	Addi	11 h	800346 WE D 880361 WE D 145 0	7 4 5 4 7 8 4 8 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8
R 9436 R 9438 R 9439 R 9441 R 9443 R 9446	MRS25 MRS25 MRS25 MRS25 MCR18 MRS25	1% 100E 1% 100E 1% 1K62	64004 64004 64004 64004	5322 116 5322 116 5322 116 5322 116 4822 111 4822 116	53126 53126 53257 90245		5.5	8 (8)4 8 (8)4	3059 8 9449 9 5359 8 74-4 9 9439 8
R 9444 R 9501 R 9502 R 9503 R 9504	MCR18 MRS25 MRS25 MRS25 MRS25	1% 510E 1% 21K5 1% 10K 1% 4K64	NOTE OF ACTION	4822 111 5322 116 4822 116 5322 116 5322 116	90245 53241 53022 53212	3000 1000 1000 1000 1000 1000 1000 1000		NC 818 61904 80918	27.29 2 32.49 3 77.49 9 37.49 9 72.10 9
R 9506 R 9507 R 9508 R 9509 R 9510	MRS25 MRS25 MRS25 MRS25 MRS25	1% 90K9 1% 42K2	200000 1000000	4822 116 5322 116 5322 116 4822 116 5322 116	53582 53431		40 Y	2 1 2 1 1 1 1 8 1 34 7 1 1 6 1 34 1 1 1 1 6 1 34 1 1 1 1 8 1 2 1 1 1 1	7 8 2 9 8 5 8 2 7 8 5 8 2 9 8 5 8 6 9 8 5 8 6 9 8
R 9511 R 9512 R 9513 R 9514 R 9516	MRS25 MRS25 MRS25 MRS25 MRS25	1% 10E	V1300	5322 116 4822 116 5322 116 4822 116 5322 116	52891 53246 53021	5 (1.3)	10 P	70 - 0.4 4.280 w 8.280 w 8.280 w 8.280 w	2 6205 2 6206 3 6206 4 6306 1 6107
R 9517 R 9518 R 9519 R 9521 R 9522	MRS25 MRS25 MRS25 MRS25 MRS25	1% 3K16 1% 10E 1% 3K48	\$2000 \$2000 \$2000	5322 116 4822 116 4822 116 4822 116 5322 116	53021 52891 53315			81906 81906 81906 81906 81906	8788 9 9373 9 9373 9 9375 7 9375
R 9523 R 9524 R 9526 R 9527 R 9528	MRS25 MRS25 MRS25 MRS25 MRS25	1% 8K25 1% 12K1 1% 13K3	91139 98695 93178	4822 116 5322 116 4822 116 5322 116 5322 116	53267 52957 53489	100 X 100 X 100 X 100 X 100 X		MORTS MURIE MURIE MORIS MORIS MORIS MORIS	7.7.00
R 9529 R 9531 R 9532 R 9533 R 9534	MRS25 0.3W MRS25 MRS25 MRS25	25% 100E 1% 75E 1% 61E9	40217 40217 46558	4822 116 5322 105 5322 116 5322 116 5322 116	20029 53339 53645		\$2. \$3. \$3. \$4. \$4. \$4. \$4. \$4. \$4. \$4. \$4. \$4. \$4	83,000 63,806 63,806 63,806 64,06 63,806 83,806	おおしむ 利 せ名のな 戸 を含らな マ むからな マ むかもや 大
R 9536 R 9537 R 9538 R 9539 R 9541	0.3W MRS25 MRS25 MRS25 0.3W	1% 1K21 1% 750E 1% 750E	98799 98799	5322 116	52956 53265 53265			618 JM 6180M 6180M 6180M 6180M	1989 P 198. 9 H 1981 P 1981 P 1982 P 1988 M
R 9542 R 9543 R 9544 R 9546 R 9547	MRS25 MRS25 MRS25 MRS25 MRS25	1% 383E	96839 96184 96184	5322 116	53332 53332 53267		2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	81879 81809 18979 18919 81809	10 mm 10
R 9548 R 9549 R 9551 R 9552 R 9553	MRS25 MRS25 MRS25 MRS25 MRS25	1% 8K25 1% 2K87 1% 261E 1% 19K6 1% 19K6	19928 (1992) 19928 19932 29839	5322 116 5322 116	53513 53549 53258		\$ \left\ \ \frac{\partial \text{s}}{\partial \text{s}} \\ \partial	010425 010425 010425 01005	18 - 4 S 18 - 4
R 9554 R 9556 R 9557 R 9558 R 9559	MRS25 MRS25 MRS25 MRS25 MRS25	1% 5K11 1% 5K11 1% 1K 1% 1K 1% 6K81	\$2.000 \$4.000 \$6.000 \$4.000 \$6	4822 116	53494 53108 53108	DOMESTICAL CONTRACTOR OF THE PARTY OF THE PA		PURRA PLACE PLOCHM BIBLA BIBLA	86 4 1

R 9561 R 9562 R 9563 R 9564 R 9566	MRS25 I MRS25 I MRS25 I	% % %	6K81 51E1 10K 31K6 31K6	5322 5322 4822 5322 5322	116 116 116 116 116	53252 53213 53022 53262 53262
R 9567 R 9568 R 9569 R 9571 R 9601	MRS25 I MRS25 I MRS25 I	% % %	9K09 10E 10E 51E1 562E	5322 4822 4822 5322 5322		52891 52891
R 9602 R 9603 R 9604 R 9606 R 9607	MRS25 MRS25 MRS25	. % . %	1E78 1K1 2K87 2K15 562E	4822 5322 5322 5322 5322	116 116 116 116 116	53473
R 9608 R 9609 R 9611 R 9612 R 9619	MRS25 MRS25 MRS25	l % l %	1E78 12K1 5K11 3K48 14K7	4822 4822 5322 4822 4822	116	52957 53494 53315
R 9621 R 9622 R 9623 R 9624 R 9627	MRS25 0.3W 2 MRS25	1% 5% 1%	61K9 5K62 10K 10E 2K15	5322 5322 4822 4822 5322	116 105 116	53495 10455
R 9631 R 9632 R 9633 R 9634 R 9636	MRS25 MRS25 MRS25	1% 1% 1%		5322 5322 5322 5322 4822	116 116 116	53473 53473 53239
R 9637 R 9638 R 9639 R 9641 R 9642	MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	6K19 2K15 6K19	5322 5322 5322 5322 5322	116 116 116	53263 53239 53263
R 9643 R 9644 R 9701 R 9702 R 9703	MRS25 MRS25 0.3W 2	1 % 1 % 1 % 5 %	100K 10K 147K 10K 10K	4822 4822 5322 4822 4822	116 116 105	53256 10455
R 9704 R 9706 R 9707 R 9708 R 9709	MRS25 MRS25 MRS25	1% 1%	31K6 422K	4822 5322 5322 5322 5322	116 116 116	10455 53489 53262 53577 53661
R 9710 R 9711 R 9712 R 9713 R 9714	MRS25 MRS25	% 1% 1% 1%		5322 5322 4822 4822 4822	116 116 116	53241 53022 53022
R 9716 R 9717 R 9718 R 9719 R 9721	MRS25 MRS25 0.1 0.1	1% % %	21K5 14K7 25E 75E 125E	5322 4822 5322 5322 5322	116 116 116	53531 53719 53168
R 9722 R 9723 R 9724 R 9726 R 9727	0.1 0.1 0.1 MRS25 MRS25	% % 1%	250E 750E 1K25 464E 422E	5322 5322 5322 5322 5322	2 116 2 116 2 116	53173 53177 53232
R 9728 R 9729 R 9731 R 9737 R 9738	0.1 0.1 MRS25 MRS25 MRS25	\ 1%	217E2 464E 21K5	5322 5322 5322 5322 5322	2 116 2 116 2 116	53167 53178 53232 53241 53325


R 9739 R 9741 R 9743 R 9746 R 9747 MRS25 MRS25 MRS25 MRS25 MRS25 1% 7K5 1% 10K 1% 31K6 1% 1K 1% 100E 4822 116 53028 4822 116 53022 5322 116 53262 4822 116 53108 5322 116 53126

R R	9748 9751 9801 9802	MRS25 1% MRS25 1% 0.3W 25%	T 7 / IC	4822 116 4822 116 5322 116 4822 105	52843 53256
R R R R	9803 9804 9806 9807 9808	MRS25 1% MRS25 1% MRS25 1%		4822 105 4822 105 5322 116 5322 116 5322 116	53489 53425 53577
R R R R	9809 9811 9812 9813 9814 9816	MRS25 1% MRS25 1% MRS25 1% MRS25 1%		5322 116 5322 116 4822 116 4822 116 4822 116 5322 116	53022 53022
R R R R	9817 9818 9819 9821 9822	MRS25 1% 0.1% 0.1% 0.1% 0.1% 0.1%		4822 116 5322 116 5322 116 5322 116	53531 53165
R R R	9823 9824 9826 9827 9828	0.1% 0.1% MRS25 1%		5322 116 5322 116 5322 116	53173 53177 53232 53232
R R R	9829 9831 9841 9842 9847	0.1% 2 MRS25 1% MRS25 1%	31K6 10K 1M	5322 116 5322 116 4822 116	53178 53262 53022 52843
15.5.4		SEMI CONDUCT	ORS		•
15.5.4	9001	SEMI CONDUCT	ORS PEL	4822 130	44197
15.5.4 V V V V	9001 9002 9003 9004 9006 9007			4822 130 4822 130 4822 130 4822 130	
15.5.4 V V V V V V V V	9002 9003 9004 9006 9007 9008 9009 9011	BC558B BC548C BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130	44196 30613 30613 30613 30613 44197 41705 44197 44197
15.5.4 V V V V V V V V V	9002 9003 9004 9006 9007 9008 9009 9011 9012	BC558B BC548C BAW62 BAW62 BAW62 BAW62 BC558B BC558B BC558B BC558B	PEL	4822 130 4822 130	44196 30613 30613 30613 30613 44197 41705 44197 41705 41705
15.5.4 V V V V V V V V V V V V V V V V V V V	9002 9003 9004 9006 9007 9008 9009 9011 9012 9013 9014 9016 9017 9018	BC558B BC548C BAW62 BAW62 BAW62 BAW62 BC558B BC558B BC558B BC558B BC5548C BAW62 BAW62 BAW62 BAW62	PEL	4822 130 4822 130	44196 30613 30613 30613 30613 44197 41705 44197 41705 44196 30613 30613 44713 42537 44197
15.5.4 V V V V V V V V V V V V V	9002 9003 9004 9006 9007 9008 9009 9011 9012 9013 9016 9017 9018 9101 9105 9104 9105 9107 9108 9109 9110	BC558B BC548C BAW62 BAW62 BAW62 BAW62 BC558B BC558B BC558B BC558B BC5548C BAW62	PEL	4822 130 4822 130	44196 30613 30613 30613 44197 41705 44197 41705 44196 30613 30613 44713 42537 44197 30613 30613 30613

V 9112	BAW62	PEL	4822 130 30613
V 9113	BF199	PEL	4822 130 44154
V 9114	BF199	PEL	4822 130 44154
V-9116	BSX20	PEL	4822 130 41705
V-9117	BAW62	PEL	4822 130 30613
V 9118	BSX20	PEL	4822 130 41705
V 9119	BAW62	PEL	4822 130 30613
V 9121	BC558B	PEL	4822 130 44197
V 9122	BC548C	PEL	4822 130 44196
V 9123	BC548C	PEL	4822 130 44196
V 9124	BC558B	PEL	4822 130 44197
V 9126	BC548C	PEL	4822 130 44196
V 9127	BC548C	PEL	4822 130 44196
V 9128	BC548C	PEL	4822 130 44196
V 9129	BC558B	PEL	4822 130 44197
V 9131	BC558B	PEL	4822 130 44197
V 9132	BAW62	PEL	4822 130 30613
V 9133	BSX20	PEL	4822 130 41705
V 9134	BC548C	PEL	4822 130 44196
V 9135	BZX79-C6V2	PEL	4822 130 34167
V 9136	BC548C	PEL	4822 130 44196
V 9137	BC548C	PEL	4822 130 44196
V 9138	BC558B	PEL	4822 130 44197
V 9139	BC548C	PEL	4822 130 44196
V 9141	BFQ13	PEL	5322 130 44404
V 9142	BC548C	PEL	4822 130 44196
V 9143	BAW62	PEL	4822 130 30613
V 9201	BFT92R	PEL	5322 130 44713
V 9202	ON4039	PEL	5322 130 42537
V 9203	BC548C	PEL	4822 130 44196
V 9204	BAW62	PEL	4822 130 30613
V 9205	BZX79-C6V2	PEL	4822 130 34167
V 9206	BC548C	PEL	4822 130 44196
V 9207	BAW62	PEL	4822 130 30613
V 9208	BAW62	PEL	4822 130 30613
V 9209	BAW62	PEL	4822 130 30613
V 9210	BZX79-C6V2	PEL	4822 130 34167
V 9211	BF324	PEL	4822 130 41448
V 9212	BSX20	PEL	4822 130 41705
V 9213	BAW62	PEL	4822 130 30613
V 9214	BAW62	PEL	4822 130 30613
V 9216	BAW62	PEL	4822 130 30613
V 9217	BF199	PEL	4822 130 44154
V 9218	BF199	PEL	4822 130 44154
V 9219	BSX20	PEL	4822 130 41705
V 9221	BSX20	PEL	4822 130 41705
V 9222	BAW62	PEL	4822 130 30613
V 9224	BC558B	PEL	4822 130 44197
V 9226	BC548C	PEL	4822 130 44196
V 9227	BC548C	PEL	4822 130 44196
V 9228	BC558B	PEL	4822 130 44197
V 9229	BC548C	PEL	4822 130 44196
V 9231	BC548C	PEL	4822 130 44196
V 9232	BC548C	PEL	4822 130 44196
V 9233	BF324	PEL	4822 130 41448
V 9234	BZX79-C6V2	PEL	4822 130 34167
V 9236	BSX20	PEL	4822 130 41705
V 9237	BFQ13	PEL	5322 130 44404
V 9238	BC548C	PEL	4822 130 44196
V 9241	BAW62	PEL	4822 130 30613
V 9242	BAW62	PEL	4822 130 30613
V 9301	BAW62	PEL	4822 130 30613
V 9302	BAW62	PEL	4822 130 30613
V 9304	BC548C	PEL	4822 130 44196
V 9306	BC548C	PEL	4822 130 44196

V 9307 V 9308 V 9309 V 9311 V 9312	BC548C BC548C BC548C BZX79-C3V6 BC548C	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 5322 13 4822 13	0 44196 0 44196 0 34834
V 9313 V 9314 V 9316 V 9317 V 9318	BC548C BAW62 BAW62 BAW62 BF324	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13	0 30613 0 30613 0 30613
V 9319 V 9321 V 9322 V 9351 V 9352	BAW62 BAW62 BZX79-C5V1 BFR92R BFR92	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 5322 13 5322 13	0 30613 0 34233 0 44606
V 9353 V 9354 V 9356 V 9357 V 9358	BFR92 BFR92R BFR92R BFR92 BFT92	PEL PEL PEL PEL PEL	5322 13 5322 13 5322 13 5322 13 5322 13	0 44606 0 44606 0 42145
V 9372 V 9373 V 9374 V 9376 V 9377	BFR92R BFR92 BFR92R BFR92 BFR92R	PEL PEL PEL PEL PEL	5322 13 5322 13 5322 13 5322 13 5322 13	0 42145 0 44606 0 42145
V 9378 V 9379 V 9401 V 9402 V 9403	BFR92 BFT92 BAW62 BAW62 BAW62	PEL PEL PEL PEL PEL	5322 13 5322 13 4822 13 4822 13 4822 13	0 44711 0 30613 0 30613
V 9404 V 9406 V 9407 V 9408 V 9409	BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13	0 30613 0 30613 0 30613
V 9411 V 9412 V 9413 V 9414 V 9416	BC548C BAW62 BAW62 BFY90 BFY90	PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13	0 30613 0 30613 0 40493
V 9417 V 9418 V 9419 V 9421 V 9422 V 9423 V 9501 V 9502 V 9503 V 9504	BFY90 BFY90 BZX79-B5V1 BC548C BC548C BAW62 BZX79-B5V1 BF324 BAW62 BAW62 BAW62	PEL PEL PEL PEL PEL PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13 4822 13 4822 13 4822 13 4822 13 4822 13	0 40493 0 34233 0 44196 0 44196 0 30613 0 34233 0 41448 0 30613
V 9506 V 9507 V 9508 V 9509 V 9511	BC548C BC548C BC548C BSX20 BSX20	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13	0 44196 0 44196 0 41705
V 9512 V 9513 V 9514 V 9516 V 9517	BSX20 BSX20 BSX20 BSX20 BAW62	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13	0 41705 0 41705 0 41705
V 9518 V 9519 V 9521 V 9522 V 9523	BAW62 BAW62 BAW62 BC548C BC548C	PEL PEL PEL PEL PEL	4822 13 4822 13 4822 13 4822 13 4822 13	0 30613 0 30613 0 44196

V V V	9524 9526 9527 9528 9531	BC548C BC558B BC558B BC548C BAW62	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822		44197 44197 44196
V V V	9532 9533 9534 9536 9537	BAW62 BC548C BAW62 BAW62 BC548C	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822	130	30613 30613
V V V	9538 9539 9541 9542 9601	BC548C BC558B BAW62 BAW62 BD435	PEL PEL PEL PEL PEL	4822 4822 4822 4822 5322	130 130 130	44197 30613 30613
V V	9603 9604 9606	BC548C BZX79-C5V6 BD436 BC558B BZX79-C5V6	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822		34173 60089 44197
٧	9609 9611 9613	BZX79-C12 BC548C BD435 BC548C BC548C	PEL PEL PEL PEL PEL	4822 4822 5322 4822 4822	130 130 130 130 130	44196 50405 44196
V V	9708	BAW62 BAW62 BC548C BC558B BZX79-C18	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822	130 130	30613 44196
V V		BC558B BC558B BAW62 BC548C BAW62	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822	130	44197 30613 44196
V		BC548C BC558B BAW62 BC548C	PEL PEL PEL PEL	4822 4822 4822 4822	130 130	44197
15.5.5	1	MISCELLANEOU	S			
L L K	9351 9352 9804	2.2UH 2.2UH RELAY	TDK TDK	4822 4822 5322	157	51757 51757 20145



FINAL X/Z AMPLIFIER

FINAL X/Z AMPLIFIER

CONTE	NTS	
	CIRCUIT DESCRIPTION OF FINAL X/Z AMPLIFIER. Circuit description of intensity and focusing.	16 1
	Circuit description of X-amplifier and CRT text part.	16-1 16-3
	Parts list	16-11
FIGUR	<u>ES</u>	
16.1	Final X/Z amplifier, p.c.b. lay-out of chip circuit	16-5
	Final X/Z amplifier, p.c.b. lay-out.	16-5
	Final X/Z amplifier, circuit diagram of intensity and	
	focusing part.	16-8
16.4.	Final X/Z amplifier, circuit diagram of X-amplifier	
	and CRT text part.	16-9

16. CIRCUIT DESCRIPTION OF FINAL X/Z AMPLIFIER.

16.1. CIRCUIT DESCRIPTION OF INTENSITY AND FOCUSING (See fig.16.2.)

Z Amplifier
The Z amplifier consists of a text intensity pre-amplifier circuit in which the TEXT intensity signal from the TEXT Unit is controlled by the READ OUT potentiometer and passed to a Z pre-amplifier stage.
This is the input stage for the Z signal from the time-base Z-logic and the Y CHOP blanking signal, and also an input for EXT Z modulation. The TEXT and Z signals are then routed to a switch selector stage, where the selected signal is then split between a focus amplifier and the final Z amplifier. The latter uses a modulator circuit to isolate the output (for d.c. and l.f. signals) from the very high c.r.t. potentials. This circuit is capacitively coupled to the c.r.t., the d.c. and low-frequency components of the signal being modulated for coupling purposes and then d.c. restored by a demodulator on the CRT Socket.

Text input circuit and Z Pre-amplifier
The TEXT signal from the TEXT Unit (CTU) is applied to pin 9 of D5801 at TTL level (0.8 V = L, 2.4 V = H).

A high on pin 9 is applied to the base of one transistor of a long-tailed pair. This transistor switches on and the output transistor switches off. The high on its collector means that no current is drawn from R5858 (blanking). Conversely, a low on pin 9 switches off the input transistor and switches on the output transistor. The low on the collector (pin 6) means that current is drawn from R5858 (4 mA max.), which is the unblanking condition. This current is influenced by the position of the READ OUT (TEXT + CURSOR INTENSITY) control, which is applied on pin 14 via an emitter-follower to a transistor in the common-emitters of the long-tailed pair.

The TEXT output current via R5858 is applied to the emitter of commonbase transistor V5851 and fed to the selector switch diode V5857. The O and 4 mA Z signals and the CHOP blanking signals are also fed to a common-base transistor, V5852. In addition, the EXT Z-MOD input is routed via a long-tailed pair V5861/V5862 to the emitter of V5852. External blanking is achieved by a high input, unblanking by a low input. Transistor V5862 therefore draws less current at blanking. The Z signal on the collector of V5852 is fed to the selector switch diode V5856. The biasing of the transistors V5851 and V5852 is stabilised via operational amplifier N5803.

Selection between Text and Z signals

Z selection is determined by a signal from the CTU fed to the base of transistor V5858 of long-tailed pair V5858/V5859. The Z signal is low for selecting the time-base Z signal and high for the TEXT Z-signal.

When selecting time-base Z, the low input switches off V5858 and high on its collector switches on V5853. This short-circuits the TEXT Z-signal path and blocks diode V5857. With V5858 off, V5859 is on and the low on its collector switches off

With V5858 off, V5859 is on and the low on its collector switches off V5854. This allows the Z signal to flow via diode V5856 to the emitter of V5618.

When selecting TEXT-Z, the high input switches on V5858 and the low on its collector switches off V5853. The TEXT input is no longer short-circuited but flows via diode V5857 to the emitter of V5618. With V5858 on, V5859 is off and its high collector switches on V5854, which short-circuits the time-base Z signal and blocks V5856.

The current output from the common-base stage V5618 gives a voltage level across R5633, R5634, R5636, which is applied to active transistor V5619 of a long-tailed pair current-source, V5619/V5621. This supplies two similar voltage feedback amplifiers. Current is drawn either from the focus amplifier or from the final Z-amplifier.

Focus amplifier

Current is drawn by the cascode amplifier configuration V5629/V5631, used to speed-up the signal waveform. The additional emitter-follower V5623 is included for feedback. Bandwidth compensation is achieved by trimmers C5616 and C5618 in the feedback circuit. Positive slope speed-up is given by V5622, which draws current from the emitter of the current source V5624. The diodes V5626, V5627, V5628 reduce recovery time when V5624 is overloaded. The class B final amplifier consists of complementary pair V5632/V5633. The FOCUS OUT to the CRT Socket is taken from the mid-point of emitter resistors R5654, R5656. The test-point X27 is capacitively coupled to avoid loading the amplifier output. The gain of the focus amplifier is 0.74, which is smalller than that of the Z amplifier.

Final Z-amplifier

Current is drawn from the input transistor V5621 by the speed-up cascode circuit V5636/V5637. The extra emitter-follower V5638 is included for constant feedback. Capacitors C5627 and C5628 provide for bandwidth adjustment.

Positive slope speed-up is achieved by the a.c. coupled transistor V5647, which draws current from the emitter of V5642. This gives fast switch-off of the cascode circuit. The diodes V5643, V5644, V5646 reduce the recovery time when current-source V5642 is overloaded. The class B final amplifier stage consists of complementary pair V5639/V5641. The Z OUT (the AC path) is taken from the mid-point of emitter resistors R5679, R5681.

The test-point X28 is capacitively coupled to avoid loading the amplifier output.

Common-base transistor V5648 provides a constant load. Its collector is connected via a high-frequency filter C5637, R5687 to provide the l.f. and d.c. path. The pnp transistor V5651 and its associated components form the oscillator. The modulator consists of a oscillator with a frequency of 100 kHz for modulating the d.c. and l.f. signals. These signals are suplied via the emitter of V5652 of the cascode circuit V5652, V5657, which is capable of responding to fast high-voltage signals. The modulated output is fed via V5657 to the class B amplifier stage V5654 and V5656. The common emitter point feeds the 100 kHz modulated d.c. and l.f. signal to the CRT Socket. Preset R5696 allows for an output variation (-75 V...-125 V) for CRT-tolerance compensation.

16.2. CIRCUIT DESCRIPTION OF X AMPLIFIER AND CRT TEXT PART (See fig.16.3)

The selected inputs from the X pre-amplifier are fed as current waveforms via 50-ohm adaptation resistors to the balanced common-base circuit V5802 and V5803. The collector outputs are coupled to the transistors V5711, V5707 and V5719, V5714 in cascode configuration for signal speed-up.

Diodes V5709 and V5712 reduce the voltage levels during the negative signal slopes to prevent damage to the cascode transistors.

The voltages present at the outputs of the X-amplifier are taken off via voltage dividers R5701/R5730 and R5724/R5730 and are common mode compared with a voltage a at the astigmatism electrodes of the CRT. This comparison is achieved via operational amplifier N5803/5, 6, 7. During the time that text is written (signal OEN active and low via electronic switch D5802) is LF and DC drift compensated via the circuitry around the operational amplifiers N5801 and N5802. Comparison of input and output signals is achieved via respectively R5803/R5807/R5806/R5804 and the feedback loops R5702/R5703/R5704 and R5711/R5712/R5716 and comparator N5801. N5802 functions as a 180 degree phase shifter that supplies both halves of the X-amplifier.

Transistors V5704 and V5717 are current sources supplied by the +120 V and -120 V lines respectively, controlled via zener diodes V5706 and V5718 to ensure a fast positive slope. Voltage feedback is via emitter-followers V5703 and V5716. The output signal levels from the cascode amplifiers are +60 V and -60 V. These are level-adapted, the +60 V to +12 V by 47 V zener diode V5708, and the -60 V also to +12 V by 68 V zener diode V5719.

Text X-Y and cursor circuit

This circuit converts the digital TEXT X-Y and CURSOR information into analog signals for the time base and final Y amplifier.

Signal X- (coming from the CTU) is low to start the X sweep by switching V5762 off. Timing capacitor C5757 charges linearly, drawing current from the X sweep current source V5759. The X amplitude is adjustable by preset R5758 (AMPL X). The X sweep sawtooth takes care of the horizontal tracing of the text and is faster than the Y sweep. The X sweep is fed to multiplexers D5602 and D5603. These multiplexers are selection switches, controlled by three input signals SELO, SEL1 and SEL2 coming from the CTU unit.

Similary, the Y-(coming from the CTU) signal is low to start the Y sweep by switchin V5763 off. Timing capacitor C5758 charges linearly via current source V5761 with its preset adjustment R5762 (AMPL Y). The Y sweep sawtooth (asymmetrial) takes care of the vertical tracing of the text. This is fed to multiplexer D5603. The other two inputs are d.c. levels ANO and AN1 (0 to 10 V d.c.), which determine the position of the cursors on the screen. Both these are routed via voltage dividers to give 0 to 4.5 V to inputs on both multiplexers. In addition, the delta CURSOR input (AN1) has a preset, R5773, to compensate for resistor tolerances and to equalize the position of the cursors on the screen .

The selected multiplexer outputs provide a symmetrical current output for the time-base and an asymmetrical current output for the final Y amplifier.

16

Transistor V5769 acts as a voltage to current converter to control the time-base.

When the output of multiplexer D5602(3) is low, the low on the comparator output blocks V5769 and V5771 conducts and draws current. The ZERO ADJ. control R5779 and operational amplifier N5602 achieve symmetrical output to the time-base.

The gain preset R5784 is a balance control.

The output voltage of multiplexer D5603 is fed to test-point X46 on the positive input of comparator N5601. When the output on the multiplexer is high, the high on the comparator output causes V5774 of long-tailed pair V5773/V5774 to conduct and draw current from the final Y amplifier via X5626. The current source is V5776 in its emitter circuit, the UREF being derived from the voltage source V5767 as before. With V5774 conducting, V5773 is blocked and no current is drawn from the final Y amplifier via the other output socket X5622. When the D5603 multiplexer output is low, V5774 blocks and V5773 conducts, current being drawn from the Final Y amplifier via X5622.




Fig. 16.1 Final X/Z amplifier, p.c.b. lay-out of chip unit




Fig. 16.2. Final X/Z amplifier, p.c.b. lay-out.




Fig.16.3. Final X/Z amplifier, circuit diagram of intensity and focusing part.




Fig.16.4. Final X/Z amplifier, circuit diagram of X-amplifier and CRT text part.

R	5826 5827 5828 5829	MCR18 1% MCR18 1% MCR18 1% MCR18 1%		5322	111 90111
R	5831 5851 5852 5853 5854	MCR18 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	100E 20E 5K1 3K9 20E		111 91135
R	5856 5857 5858 5859 5861	MCR18 1%	11K 1K5 47E 680E 680E	4822 4822	111 90151 111 90217
		MCR18 1% MCR18 1%	300E 330E 2K2 100E 100E	5322 5322 4822 5322 5322	111 90106 111 90248 111 91134
R R R R	5871 5872	MCR18 1%	510E 510E 560E 1K1 1K2	4822 4822 5322 5322 5322	111 90245 111 90113 111 91466
R	5874	MCR18 1%	82K	4822	111 90575
16.3.4		SEMI CONDUCT	CORS		
V	5601 5603 5608 5617 5618 5619	BAW62 BAW62 BAW62 BZX79-C5V1 BF324 BF324	PEL PEL PEL PEL PEL PEL	4822 4822 4822	130 41448
V V V V	5621 5622 5623 5624 5624	BF324 2N2894A BSX20 2N 5401 2N5401	PEL PEL PEL PEL	4822 5322	130 41448 130 44127 130 41705 130 42534 130 42534
V	5627 5628	BAW62 BSX20	PEL PEL PEL PEL PEL	4822 4822 4822	
	5631 5632	2N5551 2N5551	PEL PEL	5322	130 44491 130 44491
V V V		2N 5401 2N5401 BZX79-B3V3	PEL PEL	5322	130 42534 130 42534 130 31504
V V V V	5635 5636	2N 5401 BZX79-B3V9 BSX20 2N5551 BSX20	PEL PEL PEL PEL	4822 4822	130 42534 130 31981 130 41705 130 44491 130 41705
		2N5401 2N5551 2N5401 BAT83 BAW62	PEL PEL PEL PEL PEL	5322 5322 5322	130 42534 130 44491 130 42534 130 32103 130 30613
V	5646 5647 5648 5649 5651	BZX79-C5V1 2N2894A BF423 BZX79-C5V1 BC558B	PEL PEL PEL PEL PEL	4822	130 34233 130 44127 130 41646 130 34233 130 44197
	5652 5653	BC548C BZX79-C47	PEL PEL		130 44196 130 34383

V 5	654 656 657	BF422 BF423 BF422	PEL PEL PEL	4822 4822 4822	130 130 130	41782 41646 41782
V 5 V 5 V 5	658 659 703 704 706	BAW62 BAW62 BSX20 2N5401 BZX79-C5V6	PEL PEL PEL PEL PEL	4822 4822 4822 5322 4822	130 130 130 130 130	30613 30613 41705 42534 34173
V 5 V 5 V 5	707 708 709 711 712	2N5551 BZX79-C47 BAT83 BSX20 BAT83	PEL PEL PEL PEL PEL	5322 4822 5322 4822 5322	130 130 130 130 130	44491 34383 32103 41705 32103
V 5 V 5 V 5	713 714 716 717 718	2N2894A 2N5401 2N2894A 2N5551 BZX79-C5V6	PEL PEL PEL PEL PEL	5322 5322 5322 5322 4822	130 130 130 130 130	44127 42534 44127 44491 34173
V 5 V 5 V 5	719 757 758 759 761	BZX79-C68 BZV12 BAW62 BC558B BC558B	PEL PEL PEL PEL PEL	4822 5322 4822 4822 4822	130 130 130 130 130	30864 34269 30613 44197 44197
V 5 V 5 V 5	762 763 764 766 767	BSX20 BSX20 BAW62 BZV12 BC558B	PEL PEL PEL PEL PEL	4822 4822 4822 5322 4822	130 130 130 130 130	41705 41705 30613 34269 44197
V 5 V 5 V 5	768 769 771 772 773	BAW62 BC548C BC548C BC548C BC548C	PEL PEL PEL PEL PEL	4822 4822 4822 4822 4822	130 130 130 130 130	30613 44196 44196 44196 44196
V 5 V 5 V 5	774 776 801 802 803	BC548C BC548C BZX84-C6V8 BF824 BF824	PEL PEL PH PH	4822 4822 5322 4822 4822	130 130 130 130 130	44196 44196 80406 60383 60383
V 5 V 5 V 5	851 852 853 854 856	BC858B BC858B BSV52 BSV52 BAS16	PEL PEL PEL PEL	5322 5322 5322 5322 5322	130 130 130 130 130	41983 41983 44336 44336 31928
V 5 V 5 V 5	857 858 859 861 862	BAS16 BC848C BC848C BC848C BC848C	PEL PEL PEL PEL PEL	5322 5322 5322 5322 5322	130 130 130 130 130	31928 42136 42136 42136 42136

R 5659	MRS25	1%	1K62	5322	116	53257
R 5662	MRS25	1%	750E	5322	116	53265
R 5663	MRS25	1%	464E	5322	116	53232
R 5664	MRS25	1%	825E	5322	116	53541
R 5666	MRS25	1%	2K15	5322	116	53239
R 5667	MRS25	1%	121E	4822	116	52955
R 5668	MRS25	1%	2K15	5322	116	53239
R 5669	MRS25	1%	19K6	5322	116	53258
R 5671	MRS25	1%	21K5	5322	116	53241
R 5672	MRS25	1%	511E	5322	116	53135
R 5673	MRS25	1%	1K	4822	116	53108
R 5674	MRS25	1%	383E	5322	116	53332
R 5676	MRS25	1%	19E6	5322	116	53721
R 5677	MRS25	1%	75E	5322	116	53339
R 5678	MRS25	1%	75E	5322	116	53339
R 5679	MRS25	1%	26E1	5322	116	53723
R 5681 R 5682 R 5683 R 5684 R 5686	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	26E1 619E 19E6 100K 38K3	5322 5322 5322 4822 4822		53723 53337 53721 52973 53526
R 5687	MRS25	1%	10K	4822	116	53022
R 5688	MRS25	1%	13K3	5322	116	53489
R 5689	MRS25	1%	51K1	4822	116	53121
R 5691	MRS25	1%	1K	4822	116	53108
R 5692	MRS25	1%	464E	5322	116	53232
R 5693	MRS25	1%	9K09	5322	116	53253
R 5694	MRS25	1%	21K5	5322	116	53241
R 5696	0.3W	25%	10K	4822	105	10455
R 5697	MRS25	1%	14K7	4822	116	53531
R 5698	MRS25	1%	10K	4822	116	53022
R 5699	MRS25	1%	51K1	4822	116	53121
R 5701	MRS25	1%	1M	4822	116	52843
R 5702	MRS25	1%	196K	5322	116	53661
R 5703	MRS25	1%	82K5	5322	116	53581
R 5704	MRS25	1%	8K25	5322	116	53267
R 5706 R 5707 R 5708 R 5709 R 5711	MRS25 MRS25 MRS25 0.3W MRS25	1% 1% 1% 25% 1%	4K22 3K16 4K7	5322 5322 4822 5322 5322	116 116 116 105 116	53246 53246 53021 20034 53267
R 5712	MRS25	1%	82K5	5322	116	53581
R 5713	MRS25	1%	5K11	5322	116	53494
R 5714	MRS25	1%	5K11	5322	116	53494
R 5716	MRS25	1%	196K	5322	116	53661
R 5718	MRS25	1%	121E	4822	116	52955
R 5719	MRS25	1%	825E	5322	116	53541
R 5720	0.3W	25%	470E	5322	105	20028
R 5721	MRS25	1%	21K5	5322	116	53241
R 5722	MRS25	1%	21K5	5322	116	53241
R 5723	MRS25	1%	2K15	5322	116	53239
R 5724	MRS25	1%	1M	4822	116	52843
R 5725	MRS25	1%	1K47	5322	116	53185
R 5727	MRS25	1%	6K81	5322	116	53252
R 5728	MRS25	1%	619E	5322	116	53337
R 5729	MRS25	1%	19E6	5322	116	53721
R 5730	MRS25	1%	464K	5322	116	53247
R 5731	MRS25	1%	100K	4822	116	52973
R 5732	MRS25	1%	1K	4822	116	53108
R 5733	MRS25	1%	19E6	5322	116	53721
R 5734	MRS25	1%	3K16	4822	116	53021
R 5735	MRS25	1%	10K	4822	116	53022
R 5736	MRS25	1%	261K	5322	116	53609
R 5737	MRS25	1%	3K83	4822	116	53079
R 5738	MRS25	1%	9K09	5322	116	53253
R 5739	MRS25	1%	2K15	5322	116	53239

R R R R	5741 5742 5743 5744 5746	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	681K 825E 121E 2K15 21K5	5322 5322 4822 5322 5322	116 116 116 116 116	
R R	5747 5748 5749 5751 5752	MRS25 MRS25 MRS25 MRS25 MRS25	1%	21K5 619E 19E6 19E6 1K	5322 5322 5322 5322 4822	116 116 116 116 116	53241 53337 53721 53721 53108
R R R R	5753 5754 5756 5757 5758	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1%	3K16 100K 215K 1K96 10K	4822 4822 5322 5322 4822	116 116 116 116 105	53021 52973 53425 53237 10455
R R R R	5759 5761 5762 5763 5764	MRS25 MRS25 0.3W MRS25 MRS25	1% 25%	215K 75K 10K 215K 56K2	5322 5322 4822 5322 5322	116 116 105 116 116	53425 53266 10455 53425 53222
R R R R	5766 5767 5768 5769 5770	MRS25 MRS25 MRS25 MRS25 MRS25	1%	1K33 3K83 1K33 3K83 681K	5322 4822 5322 4822 5322	116 116 116	53512 53079 53512 53079 53593
R R R R	5771 5772 5773 5774 5776	MRS25 MRS25 0.3W MRS25 MRS25	1%	10K	5322 4822 4822 5322 4822	116 116 105 116 116	53315
R R R R R	5777 5778 5779 5781 5782	MRS25 MRS25 0.3W 0.3W MRS25	1% 1% 25% 25% 1%	3K48 1K62 10K 10K 6K81	4822 5322 4822 4822 5322	116 116 105 105 116	53315 53257 10455 10455 53252
R R R R	5783 5784 5786 5787 5788	MRS25 0.3W MRS25 MRS25 MRS25	1% 1%	6K81 10K 750E 909E 750E	5322 4822 5322 4822 5322	116 105 116 116 116	53252 10455 53265 53533 53265
R R R R	5792 5793	MRS25 0.3W MRS25 MRS25 MRS25	25% 1% 1%	562E 10K 464E 2K37 464E	5322 4822 5322 5322 5322	105 116 116	
R R R R	5796 5797 5801 5802 5803	MRS25 0.3W MCR18 MCR18 MCR18	1% 25% 1% 1% 1%	681E 10K 47E 47E 10K	4822 4822 4822 4822 4822	116 105 111 111 111	53123 10455 90217 90217 90249
R R R R	5804 5806 5807 5808 5809	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	10K 10K 10K 560E 560E	4822 4822 4822 5322 5322	111 111 111 111 111	90249 90249 90249 90113 90113
R R R R	5811 5812 5814 5816 5817	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	20E 20E 910E 820E 2K2	4822 4822 5322 4822 4822	111 111 111 111 111	90352 90352 91472 90171 90248
R R R R	5818 5819 5821 5822 5823	MCR18 MCR18 MCR18 MCR18 MCR18	1% 1% 1% 1% 1%	3K3 2K2 3K3 1M 10K	4822 4822 4822 5322 4822	111 111 111 111 111	90157 90248 90157 90094 90249
R	5824	MCR18	1%	10K	4822	111	90249

16.3 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

16.3.1	CAPACITORS	
POSNR	DESCRIPTION	ORDERING CODE
C 5606	2% 33PF	5322 122 32072
C 5608	0.25PF 8.2PF	4822 122 31052
C 5609	-20+50% 10NF	4822 122 31414
C 5611	10% 2.2NF	4822 122 30114
C 5612	-20+50% 10NF	4822 122 31414
C 5613	-20+50% 10NF	4822 122 31414
C 5614	-20+50% 10NF	4822 122 31414
C 5616	300V 1.8/10PF	5322 125 50049
C 5617	0.25PF 0.68PF	4822 122 31215
C 5618	0.25PF 3.3PF	4822 122 31821
C 5622	16V 20% 2.2UF	4822 124 10204
C 5627	300V 1.8/10PF	5322 125 50049
C 5628	0.25PF 3.3PF	4822 122 31821
C 5629	0.25PF 0.68PF	4822 122 31215
C 5631	10% 2.2NF	4822 122 30114
C 5632	-20+50% 10NF	4822 122 31414
C 5633	-20+50% 10NF	4822 122 31414
C 5634 C 5637 C 5638 C 5639 C 5702	10% 1NF 10% 3.3NF -20+50% 10NF	4822 122 31414 4822 122 30027 4822 122 30099 4822 122 31414 5322 125 50051
C 5703 C 5704 C 5706 C 5707 C 5708		4822 122 31215 4822 122 31821 5322 122 32338 4822 122 31414 4822 122 31414
C 5711	-20+50% 10NF	4822 122 31414
C 5712	-20+50% 10NF	4822 122 31414
C 5713	300V 2/18PF	5322 125 50051
C 5714	0.25PF 3.3PF	4822 122 31821
C 5716	0.25PF 0.68PF	4822 122 31215
C 5717	10% 2.7NF	5322 122 32338
C 5718	-20+50% 10NF	4822 122 31414
C 5719	-20+50% 10NF	4822 122 31414
C 5721	16V 20% 6.8UF	5322 124 14069
C 5722	16V 20% 6.8UF	5322 124 14069
C 5723	16V 20% 6.8UF	5322 124 14069
C 5724	-20+50% 10NF	4822 122 31414
C 5726	-20+50% 10NF	4822 122 31414
C 5757	630V 1% 464PF	5322 121 50982
C 5758	100V 10% 100NF	4822 121 41717
C 5759	-20+50% 10NF	4822 122 31414
C 5761	-20+50% 10NF	4822 122 31414
C 5762	-20+50% 10NF	4822 122 31414
C 5764	16V 20% 2.2UF	4822 124 10204
C 5767	-20+50% 10NF	4822 122 31414
C 5768	-20+50% 10NF	4822 122 31414
C 5771	400V 10% 10NF	5322 121 41977
C 5772	400V 10% 100NF	5322 121 44198
C 5773	400V 10% 47NF	5322 121 42486
C 5774	400V 10% 47NF	5322 121 42486

4822 116 52955

16

R 5658

MRS25

1% 121E

CRT SOCKET

CRT SOCKET	17
CONTENTS	
	17-1 17-6
FIGURES	
	17-2 17-4

17. CIRCUIT DESCRIPTION OF CRT SOCKET (See fig.17.2)

The CRT socket stage consists of the various circuit networks that are connected with the base of the c·r·t.

The circuit networks are the demodulators for the Z signal and focus signal.

The modulated d.c. and l.f. signal from the modulator circuit on the X-Z unit is applied on X8401-5 and forms two paths via R8414 and R8416. The Z demodulator path is via R8414 and the high-voltage blocking capacitor C8404. The Z signal is demodulated by a positive peak-peak detector consisting of diodes V8404, V8406 and C8406, R8407, R8404. The output consists of the d.c. and l.f. components of the Z signal superimposed on the -2,2 kV. The AC (Z) path is also added via R8401 and the high-voltage blocking capacitor C8401, to feed the c.r.t. control grid G1.

The zener diode V8401, Darlington pair V8402, V8403 and the resistance chain R8408, R8409, R8411, R8412 forms a 148 V zener circuit which provides the voltage difference between the K and G1 electrodes of the c·r·t. This bias voltage ensures blanking when there is no input signal.

Resistor R8403 maintains the filament at the same potential as the cathode.

The negative demodulation for focus control is via R8416 and the high-voltage blocking capacitor C8407. The Z signal is demodulated by a negative peak-peak detector V8407, V8408, C8408 with voltage divider R8417, R8418, and R8406. The d.c. and 1.f. focus signal is recombined with the AC focus signal to feed the c.r.t. focus electrode G3. The AC focus signal is routed via h.f. blocking capacitor C8402. This AC signal represents the dynamic focus signal which gives automatic adjustment of the level in the MTB INTENS mode. However, the static level is determined by the potential divider (R8413, R8419, R8421) from the -2,05 kV supply and the position of the manual FOCUS control potentiometer (R13).

The input on X8401-3 from the FOCUS control (static focus) is applied via R8426 to the base of V8411 to vary the current through the resistor chain in the collector of V8409.

With the FOCUS control at minimum (0 V) the transistors conduct and the collector voltage level on V8409 is -33 V.

With the FOCUS control at maximum (+13.8 V) the transistors block and V8409 collector stands at -400 V. However, the 75 V focus range from the negative focus demodulator (V8408-C) does not change. Resistors R8419 and R8421 are selected to compensate for c.r.t. tolerances (setting the -1,6 kV level).




Fig.17.1. CRT-socket, p.c.b. lay-out.




Fig.17.2. CRT-socket, circuit diagram.

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

	17.1.1	CAPAC	ITORS				
	POSI	NR DESC	RIPTIO	N	ORDER	RING CODE	
	C 80 C 80 C 80 C 80	402 2 403 404 2	0% 2% 0%	470PF 4.7NF 100PF 470PF 100PF	5322 5322 5322 5322 5322	122 5008 122 5008 122 3265 122 5008 122 3265	7 5 6
	C 84 C 84 C 84	408 409 2	2% 0%	470PF 100PF 4.7NF 4.7NF	5322	122 5008 122 3265 122 5008 122 5008	5 7
	17.1.2	RESIS	TORS				
	R 84 R 84 R 84 R 84	02 MRS2 03 MRS2	5 1% 5 1%	100E 100E 5K11 1M	5322 5322 5322 4822	116 53126 116 53126 116 53496 116 52843	4
	R 84 R 84 R 84 R 84	07 MRS2 08 MRS2 09 VR25	5 1%	825K 464K 1M 5M6 5M6		116 53341 116 53247 116 52843 110 72207 110 72207	7 3 7
1	R 84 R 84 R 84 R 84	13 VR25 14 MRS2 16 MRS2	5 1%	5M6 3M9 100E 100E 825K	4822 4822 5322 5322 5322	110 72207 110 72203 116 53126 116 53341	3 5
	R 84 R 84 R 84 R 84 R 84	21 VR25 22 VR37 23 VR25 24 VR25	5% 5% 5% 5% 5% 5	8M2 8M2 8M2 3M3 3M3 133K	4822 4822	110 72212 110 72212 110 42212 110 72201 110 72201 116 53344	2
	17.1.3	INTEG	RATED	CIRCUITS			
	V 84 V 84		9-C7V5 2	PEL PEL	4822 4822	130 30861 130 41782	
	V 86 V 86 V 86 V 86 V 86	04 BAV2 06 BAV2 107 BAV2	1 1 1	PEL PEL PEL PEL PEL	4822 4822 4822	130 4178 130 3084 130 3084 130 3084 130 3084	2 2 2
	V 84 V 84 V 84 V 84	410 BAW6 411 BF47	2 2	PEL PEL PEL PEL	4822 5322	130 4253 130 3061 130 4253 130 3084	3 5
	17.1.4	MISCE	LLANEO	US			
	X 84	09 5559	5		5322	255 40502	2

PRIMARY CONVERTER	18
CONTENTS	
18. CIRCUIT DESCRIPTION OF PRIMARY CONVERTER UNIT. 18.1 Parts list	18-1 18-6
FIGURES	
18.1. Interconnections of primary converter. 18.2. Waveforms in primary converter. 18.3. Primary converter unit, p.c.b. lay-out.	18-1 18-3 18-4
18.4. Primary converter unit, circuit diagram.	18-5

18. CIRCUIT DESCRIPTION OF PRIMARY CONVERTER UNIT (See fig.18.4.)

<u>WARNING</u>: The complete circuit is at mains potential up to transformer T6201.

The block diagram, Fig.18.1, shows the connections of the primary converter within the power supply. In order to produce the 48V supply for the secondary converter, two identical standard 24 V units are used with outputs series-connected; primary converter I and primary converter II.

Each primary converter basically consists of:

- a mains filter and bridge rectifier circuit
- a forward converter (moulded part)
- a secondary rectifier circuit with over voltage protection.




Fig. 18.1. Interconnections of primary converters.

The mains filter and bridge recifier

The mains input (90 V...264 V ac) from the mains socket with filter and routed via double-pole switch S65, fuse F1 to connections X6204 and X6202. Resistor R6201 has a surge current limiting function. Capacitor C6201 across the input acts as an interference limiter.

At this point, the X6201 and X6203 connectors of the primary converters are paralleled with the X6202 and X6204 connectors. A capacitive network C6202 ... C6209 across the input serves to reduce interference, the centre-point being coupled to earth to provide electromagnetic compatibility (EMC1).

In the primary converter II the other half of the capacitive network (C6206, R6203) is used as a trigger pick-off point for LINE triggering. The full-wave diode bridge V6201 ... V6204 rectifies the input voltage, which is fed to forward converter.

The forward converter

Since the forward converter is a moulded part of the unit, the components are not accessible. Therefore, only a brief description of its operation is given.

The d.c. input from the bridge rectifier is smoothed in C6211, L6203, C6212 and C6213. To limit power surges at start-up, the base current (Ib) for V6222 of the converter Darlington circuit V6222/V6223 is initially blocked via the series diodes V6206, V6207, V6208, and Ib is only supplied via the limiting resistor R6213.

However, after start-up, V6206 ... V6208 conduct and constant base current is supplied via R6211, regulated by V6211. The constant base current is stabilized by the network R6211, C6217, V6218, V6219, V6221 and V6234.Zener diode V6212 provides a constant 7.5 V level on the base of series regulator V6211. This network, together with diode V6209 provides a voltage stabiliser to give 6.9 V on the emitter of V6211 independent of the mains voltage. In turn, this gives a constant base current via R6209, R6211 to V6222 as shown in fig.18.2.A. As a result, V6223 conducts and its collector current Ic increases linearly as shown in fig.18.2.B. This increase continues until the control voltage from the feedback winding (9 turns) (equal to the secondary voltage), rectified and stabilised by V6217, V6233 and V6216, is sufficient to fire thyristor V6213, which blocks the series regulator V6211.

The output feedback voltage accross V6214 determines the converter frequency (20 kHz approx.); -0.5 V ... +0.6 V gives an Ic of 0 A ... 2.2 A.

The NTC resistor R6214 gives temperature compensation for the thyristor V6213.

At high mains voltages, power limiting is achieved during the forward stroke by resistor R6207.

The maximum Ic of V6223 is also regulated by the current measuring resistors R6216 and R6217.

Capacitor C6217 charges during the forward stroke and provides a negative-voltage source for fast switch-off of V6222-V6223. Chokes L6207, L6208 in series with the primary windings of T6201saturate (low-reactance) during normal operation, but have considerable reactance at start-up, thus limiting peak currents. Snubbing circuits C6219, V6224, V6226; C6221, V6227 and the coil (8t), protect the Darlington transistors V6222/V6223 against fast positive peaks at the moment that they are switched-off. During the forward stroke energy is build-up in the converter transformer T6201.

During the fly-back stroke this energy is discharged via the secondary winding over the secondary rectifier circuit.





Fig. 18.2. Waveforms in primary converter.

Secondary rectifier circuit

The current in the secondary winding of T6201 during the flyback stroke of the converter i.e. when V6223 blocks, decreases linearly as shown in fig.18.2.C. The current is half-wave rectified by diodes V6228, V6229 and smoothed by C6223. The flywheel diode V6232 prevents inverse currents appearing in the secondary winding.

Overvoltage protection is provided by zener diode V6231 in series with R6219 across the secondary output.

The secondary outputs of primary converter I and primary converter II are series connected to give a smoothed 48 V to the secondary converter unit.






Fig. 18.3. Primary converter unit, p.c.b. lay-out.

MAT1745B 870515




Fig.18.4. Primary converter unit, circuit diagram.

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

18.1.1	CAPACITORS			
POSNR	DESCRIPTION			ORDERING CODE
C 6201 C 6202 C 6203 C 6204 C 6206	CAP.PAPER CAP.PAPER CAP.PAPER CAP.CERAMIC CAP.CERAMIC	250V 10% ME265 20% ME265 20% -20+50% -20+50%	2.2NF	5322 121 44142 5322 121 20232 5322 121 20232 4822 122 31414 4822 122 31414
C 6207 C 6208 C 6209 C 6223	CAP.CERAMIC CAP.PAPER CAP.PAPER CAP.FOIL	-20+50% ME265 20% ME265 20% 100V 10%	10NF 2.2NF 2.2NF 10UF	4822 122 31414 5322 121 20232 5322 121 20232 5322 121 41727
18.1.2 I	RESISTORS			
	RES.METAL FILM RES.METAL FILM		110K 51E1	5322 116 54701 5322 116 54442
18.1.3 S	EMI CONDUCTORS			
V 6202 V 6203	DIODE DIODE DIODE DIODE	BYW54 BYW54 BYW54 BYW54	PEL PEL PEL PEL	5322 130 34919 5322 130 34919 5322 130 34919 5322 130 34919
V 6229 V 6231	DIODE DIODE BZV85-C30 PEL BYV19-45 PEL	BYV32-150 BYV32-150	PEL PEL	5322 130 31637 5322 130 31637 5322 130 32702 5322 130 32703
18.1.4 MIS	CELLANEOUS			
	COIL 2.5A TZ	100UH	TDK	5322 157 52363 4822 253 30026

SECONDARY CONVERTER UNIT

SECONDARY CONVERTER UNIT.	19
CONTENTS	
19. CIRCUIT DESCRIPTION OF SECONDARY CONVERTER UNIT. 19.1. Parts list	19-1 19-12
FIGURES	
19.1. Voltage waveforms in the flyback converter. 19.2. Voltage waveforms in the line trigger circuits. 19.3. Waveforms in fan control circuit. 19.4. Secondary converter unit, p.c.b. lay-out. 19.5. Secondary converter unit, circuit diagram.	19-1 19-3 19-4 19-7 19-10

19. CIRCUIT DESCRIPTION OF SECONDARY CONVERTER UNIT (See fig.19.5)

The secondary converter is similar in principle to the primary converter. It basically consists of:

- a flyback converter circuit
- a voltage regulator
- a control circuit
- a line trigger circuit
- a fan control circuit.

The flyback converter (V6306, V6342)

The flyback converter consists of transistors V6306 and V6342 and their associated components. The normal converter frequency is \approx 25 kHz. For waveforms, see fig. 19.1.

Transistor V6342 conducts on the forward stroke and charges transformer T6301. The thyristor V6303 fires when the current measuring resistor R6309 has approximately 0.57 V accross it. Consequently, V6342 blocks (FET V6306 blocks) for the duration of the flyback stroke, during which the secondary windings discharge via the diode rectifiers into the smoothing capacitors.

The NTC resistor R6301 provides temperature compensation for the firing point of the thyristor. The zener diode V6341 gives overvoltage protection to prevent the cathode gate voltage of the thyristor exceeding 15.5.V.

The waveforms present on the gate (X29) and the drain (X28) of the FET V6306 and over R6309 (X27) are given in fig.19.1.

The CON-signal (X32) is according the output of comparator D6302-6-7-1 (open collector output) under normal conditions constantly high (27 V), but at the moment that the thyristor V6303 fires (every 40 us) this level is low for 4 us.




Fig. 19.1. Voltage waveforms in the flyback converter.

Voltage regulator circuit (D6301)

The voltage regulator uses an integrated circuit D6301 to ensure a very constant output voltage.

The 5 V U REF voltage from the control circuit is applied to the positive input (pin 5) of a unity gain operational amplifier D6301 and provides the reference input (pin 2) for the comparator D6301. The other input is a +5 V feedback voltage from the rectified secondary of T6301. The resulting output voltage on pin 1 of D6301 is used to control the primary current through T6301. Its value is greater than 0.7 V, typicallly 1.5 V, and has a maximum of 12 V. If this voltage is negative, the converter is overloaded. The voltage is aplied via diode V6309 as the control voltage (CONTR) to the cathode gate of the thyristor V6303.

If the +5 VA feedback voltage is for instance too high, D6301-3 gets higher and D6301-1 will be higher than 1,5 V. As a result the thyristor V6303 will fire earlier (faster). This means that the forward stroke gets shorter, so the converter transformer T6301 will be less charged and the output voltages will decrease.

Control circuit (D6302)

The control supply voltages are derived from the +50 V [PRIM] supply. Fed via the two parallel resistors R6314, R6316, zener diode V6311 provides a +27 V for comparators D6302. Likewise, zener diode V6312 gives an output to a voltage divider that is adjustable by R6318 to give a 5 V U REF output on test-point X30.

The 5 V U REF output is also fed to input 10 of comparator D6302 where it is compared with a sampled potential on input 11, obtained from voltage divider R6323, R6324 across the +50 V [PRIM] supply. The circuit detects whether the supply is too low. A temperature compensation stage, V6339 controlled by a PTC resistor R6308 in its base circuit is also connected to input 11. At temperatures higher than 80 degrees C V6339 conducts and reduces the potential on input 11 of the comparator.

Therefore, is the 50 V [PRIM] input is low, or the circuit temperature is greater than 80 degrees C, output 13 of D6302 goes low, C6313 discharges in 50 us and output 2 of D6302 goes low (AL-). This alarm signal is routed to output connector X6302-32.

The low output from C6313 is also applied to the lower comparator in input 7. Since input 6 is at a lower potential than input 4 there is a delay of 1.5. ms after which the output on pin 1 goes low and switchesoff the converter by the low on the anode gate of the thyristor V6303 (CON: converter on signal).

The alarm signal AL-, routed via the motherboard to the CPU unit, thus saves the memory contents of the uP before the power is off. At switch-on, AL- becomes high after 150 ms (the starting-up time determined by the charging time of C6313)

Line trigger circuit

The LINE 2 input from primary converter 2 is a mains-voltage related signal. To ensure that the line trigger signal has constant amplitude this circuit provides automatic gain control. The LINE 2 input is fed to a feedback operational amplifier D6301 with a gain of 1000 (R6341/R6339). The output on pin 14 is fed to a comparator input D6301-10. The other input carries the 5 V U REF. This stage operates as a top detector. The output on pin 8 is a rectangular waveform

(+14V ... -14 V) the pulse width being dependent on the amplitude of the sinewave input D6301-10 (see also fig.19.2). These pulses are rectified by diode V6313 and charge capacitor C6316 to give a negative control voltage on the base of FET V6314. This FET conducts to regulate the amplitude of the LINE 2 signal. If, for instance, the mains voltage increases, LINE 2 also increases. Than output D6301-14 also increases. As a result the pulse width of the square wave signal on D6301-8 will get wider (see fig.19.2). FET V6314 will conduct more, which decreases the sine wave signal on D6301-12. This results in a direct correction of the output sine wave on D6301-14. The output on D6301-14 provides the constant LINE TRIG signal on X34 (0.24 V eff), which is routed via the motherboard to the adaptation unit.




Fig.19.2. Voltage waveforms in the line trigger circuit.

Fan-control circuit

This consists of a highly-efficient switched series-regulator for determining the supply voltage to the fan, controlled by an NTC resistor on the Mother Board.

The sensing input NTC-1 is applied to the comparator positive input D6302-9. A U REF of 5.1 V derived from zener diode V6329 is applied to input D6302-8 together with the switch hysteresis input via R6351. For waveforms, see fig.19.3.

With input D6302-9 low (high temperature) output D6302-14 is low, which gives a low switch signal via zener diode V6332 to the base of the pnp series-regulator V6331. This conducts to provide a current (I) to charge L6317 and C6343. Output voltage U out is increased to the fan. With input D6302-9 high (normal temperature) output D6302-14 is high. Consequently, V6331 blocks and L6317 discharges (I_D) via diode V6333 in V6334 via R6357. Lower output voltage is supplied to the fan.

Current-limiting at switch-on is given by transistor V6334 (off before C6343 charges). It also provides short-circuit protection for V6331.

Overvoltage protection for the fan is given by V6337, V6338 at 33 V. Transistor V6338 conducts when the output voltage exceeds 33V and the output voltage will be reduced via the emitter of V6331. Resistor R6345 reduces the current which is fed through V6338.

At 25 degrees C the supply to the fan is ≈ 10 V. It increases at higher temperatures to a maximum of 28 V, when it is limited by zener diode V6336, which gives a feedback voltage to comparator input pin 9.




Fig. 19.3. Waveforms in fan control circuit.




Fig.19.4. Secondary converter unit, p.c.b. lay-out.




Fig. 19.5. Secondary converter unit, circuit diagram.

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

1	α		1		1	CAPACITORS
ı	フ	•	1	•	1	CHLHOTIONS

		POSNR	DESCRIPT	TON			ORI	DERING CODE
		C 6301	CAP.ELEC	TROLYT.	-20+20	% 1000UF	532	2 124 21541
		C 6302 C 6303 C 6304 C 6307 C 6308	CAP.FOIL CAP.ELEC CAP.FOIL	TROLYT.	100V -10+50 160V	10% 1UF % 220UF	532 482 532	2 124 21541 2 121 40197 2 124 20717 2 121 50983 2 122 30034
		C 6309 C 6311 C 6313 C 6314 C 6315	CAP.CERA CAP.FOIL CAP.FOIL	MIC	-20+5 100V	10% 220NF 10% 220NF	482 482 482	2 121 40175 2 122 31414 2 121 40232 2 121 40232 2 121 42491
-		C 6316 C 6317 C 6318 C 6319 C 6322	CAP.ELEC CAP.ELEC CAP.ELEC	TROLYT. TROLYT. TROLYT. TROLYT.	-10+50 -20+20 -20+20 -20+20	% 33UF % 6800UF % 6800UF % 6800UF	482 482 482 482	2 124 20728 2 124 20688 2 124 20783 2 124 20783 2 124 20783
		C 6323 C 6324 C 6326 C 6327 C 6328		TROLYT. TROLYT. TROLYT.	-10+50 -10+50 -10+50	% 22UF % 22UF % 220UF	532 532 482	2 124 20717
		C 6329 C 6331 C 6332 C 6333 C 6334	CAP.ELEC CAP.ELEC CAP.ELEC	TROLYT. TROLYT. TROLYT.	-10+50 -10+50 -10+50	% 680UF % 680UF % 470UF	482 482 482	2 124 20695 2 124 20685 2 124 20685 2 124 20695 2 124 20695
19		C 6336 C 6337 C 6338 C 6339 C 6341	CAP.ELEC	TROLYT. TROLYT. TROLYT.	-10+50 -10+50 -10+50	% 22UF % 220UF % 680UF	532 482 482	2 124 21768 2 124 21768 2 124 20717 2 124 20685 2 124 20688
		C 6342 C 6343 C 6344		TROLYT.	-10+50		482	2 124 20733 2 124 20733 2 122 30114
	19.1.2]	INTEGRATED	CIRCUI'	rs			
		6301 6302	INTEGR.C1 INTEGR.C1		UA324PC LM339AN	FSC N.S		209 82561 209 80631
	19.1.3		RESISTORS					
		6301 6302	RES.N.T.C RES.METAL			10% 1K5 1% 100E		116 30248 116 55549
	R R R	6303 6304 6305 6306 6307	RES.METAL RES.METAL RES.METAL RES.METAL RES.METAL	FILM FILM FILM	MR25 MR25 MR25 MR25 MR25 MR25	1% 1K 1% 7E5 1% 100E 1% 100E 1% 100K	5322 5322 5322	116 51235 116 54417 116 55549 116 55549 116 51268
	R R R	6308 6309 6311 6312 6313	RES.P.T.C RES.WIREW RES.METAL RES.METAL RES.METAL	DUND FILM FILM	70 DEG (MR25 MR25 MR25	C 5% 0E04 1% 1K 1% 1K 1% 51K1	5322 4822 4822	116 40093 113 41159 116 51235 116 51235 116 50672

R 6314 R 6316 R 6317 R 6318 R 6319	RES.METAL FILM RES.METAL FILM RES.METAL FILM POTM.TRIMMER	MR25 1% MR25 1% MTP10 20%	4K64 4K64 7K5 10K 61K9	5322 116 50484 5322 116 50484 5322 116 54608 5322 101 14066 4822 116 51265
R 6321 R 6322 R 6323 R 6324 R 6326	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1% MR25 1%	10K 42K2 38K3 5K11 9K09	4822 116 51253 5322 116 50474 5322 116 55369 5322 116 54595 4822 116 51284
R 6327 R 6328 R 6329 R 6331 R 6332	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1% MR25 1%	422K 2K87 287K 3K48 26K1	5322 116 55247 5322 116 55279 5322 116 55463 5322 116 55367 5322 116 54651
R 6333 R 6334 R 6336 R 6337 R 6338	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1% MR25 1%	3K48 100K 1M 287K 147K	5322 116 55367 4822 116 51268 5322 116 55535 5322 116 55463 5322 116 54712
R 6339 R 6341 R 6342 R 6343 R 6344 R 6345	RES.METAL FILM RES.METAL FILM IK RES.METAL FILM RES.METAL FILM 12E5 PTC	MR25 1%	100E 100K 316E 10K	5322 116 55549 4822 116 51268 4822 116 51235 5322 116 54511 4822 116 51253 5322 116 40099
R 6346 R 6347 R 6348 R 6349 R 6351 R 6352	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1% MR25 1%	4E22 287K 7K5 100E 100K 348E	5322 116 53181 5322 116 55463 5322 116 54608 5322 116 55549 4822 116 51268 5322 116 54515
R 6353 R 6354 R 6356 R 6357 R 6358	RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM RES.METAL FILM	MR25 1% MR25 1% MR25 1%	2K61 3K48 7E5 2E37 1E	5322 116 50671 5322 116 55367 5322 116 54417 5322 116 52683 4822 116 51179
19.1.4	SEMI CONDUCTORS			
V 6301 V 6304 V 6302 V 6303	DIODE DIODE THYRISTOR	BYV 95 C BYV 95 C BYV 95 C BRY39	PEL	4822 130 41487 4822 130 41487 4822 130 41487 5322 130 40482
V 6306 V 6305 V 6307 V 6308 V 6309 V 6311 V 6312	TRANSISTOR DIODE DIODE DIODE DIODE, REFERENCE DIODE, REFERENCE	BUZ32 BYV 95 C BYW29-150 BYV27-150 BAX12A BZX79-C27 BZV12	PEL PEL PEL PEL PEL PEL	5322 130 42721 4822 130 41487 5322 130 34711 4822 130 31628 5322 130 34605 4822 130 34379 5322 130 34269
V 6313 V 6314 V 6316 V 6320 V 6321 V 6322 V 6323 V 6325 V 6325 V 6327 V 6329	DIODE TRANSISTOR, FET DIODE	BAX12A BSV78 BYV19-40 BYV19-40 BYV19-40 BYV19-40 BYW95A BYW95A BYW26C BYV26C BYV27-150 BYV27-150 BYV19-40	PEL PEL PEL PEL PEL PEL PEL PEL	5322 130 34605 5322 130 32937 5322 130 32937 5322 130 32937 4822 130 32937 5322 130 32937 5322 130 31925 5322 130 31925 4822 130 32343 4822 130 32343 4822 130 41487 4822 130 31628 5322 130 32937

V V V	6332 6333 6334 6336 6337	BZX79-C27 BAX12 BC548C BZX79-C22 BZX79-C33	PEL PEL PEL PEL	5322 4822 4822	130 130 130	34379 33756 44196 34441 34142
V V V	6338 6339 6341 6342 6343	BDX77 BC548C BZX79-C15 BUV26A BYV27-150	PEL PEL PEL PEL PEL	4822	130 130 130	44196 34281 42722
19.1.5	ı	MISCELLANEOUS	5			
L	6301 6301 6302 6304	2.5A TZ 15UH 15UH 82UH	TDK TDK	5322	157 157	30026 52827 52827 10563
L	6308	15UH 4.7UH 22UH 22UH 470UH	TDK TDK TDK TDK TDK	5322 5322 5322	157 157 157	52827 52826 52707 52707 52362
	6313 6314 6317 6318	470UH 5.6UH 27UH 1500UH 2.2UH	TDK TDK TDK	4822 4822 4822 4822	157 158 156 157	52362 52259 10551 21293 51757
ı	6301	TRANSFORMER		5322	144	10079

HIGH VOLTAGE CONVERTER UNIT



HIGH VOLTAGE CONVERTER UNIT	20
CONTENTS	
20. CIRCUIT DESCRIPTION OF HIGH VOLTAGE CONVERTER UNIT. 20.1. Parts list	20-1 20-4
FIGURES	
20.1. Waveforms in high voltage converter. 20.2. High voltage converter, p.c.b. lay-out. 20.3. High voltage converter, circuit diagram.	20-1 20-2 20-3

In principle, the HV converter circuit consists of a control circuit, driving a feedback oscillator. The secondary circuit feeds a voltage doubler to provide the -2,2 kV c.r.t. output and a voltage multiplier in the secondary converter to give the 14,3 kV final accelerator voltage. A protection circuit switches off the converter in the event of a secondary converter failure to prevent damage to V6603 and its output.

Protection circuit

The collector voltage of oscillator V6603 is supplied from the +50 V [PRIM] line controlled by a protection voltage (+13 V) derived from the secondary converter. This circuit switches off the 50 V [PRIM] supply to the oscillator if the secondary converter fails (when the +13V is not available e.g. in case of overload). The zener diode V6608 normally holds the base of V6609 at +4.8 V so that this transistor conducts. In turn, pnp transistor V6611 conducts and switches the +50 V supply via the primary winding of T6601 to the oscillator V6603. If the +13 V fails for any reason, V6609 and V6611 block and disconnect the collector supply to V6603.

Control circuit

When V6603 conducts, part of the negative output on the secondary winding (-2,2 kV) is fed back via the phase compensation capacitors C6616, C6617, and voltage divider R6626, R6627, R6628, R6611 to the + input of comparator N6601. Here, the feedback voltage is compared with the reference voltage adjusted by R6601 applied to the - input. The 14,3 kV output voltage is adjusted by R6601. The regulation sensitivity at the + input N6601-3 (test-point X26) is approximately 1 V/1 kV output.

The overall resultant feedback builds up a negative voltage across the parallel capacitors C6603, C6604, which controls the base level of oscillator V6603 via the 3-turn winding. The oscillator thus works in class C operation. The control circuit influences the negative bias, which in turn controls the width of the collector current pulses (see fig.20.1)

The control action is as follows:

- If the secondary -2200 V output is too low (i.e. more positive) then the feedback voltage to N6601-3 is high.
- Output D6601-6 is therefore high (i.e. the negative charge on C6603, C6604 is lower), which tends to reduce the bias on V6603 base and consequently increases the Ic pulse-width.
- As a result the output voltage becomes higher (more negative).




Fig. 20.1. Waveforms in high-voltage converter.

Converter circuit

The converter consists of V6603 and transformer T6601 in a blocking oscillator circuit with the signal across the collector winding and base winding in phase. The collector current Ic starts the oscillator every 20 us, building up a 50 kHz sine-wave across the base winding connected to R6613 biased negatively by the feedback control. When the level of the sine-wave singal exceeds the 0.6 V base voltage then the transistor conducts to give the Ic pulses as described (see fig 19.4). On the secondary windings two output voltages are available:

- 1100 V on C6609.

- 1600 V on the input of H.V. multiplier (A15 on the secondary converter)

The 1100 V is doubled by the negative voltage doubler V6604, V6606 and C6611, resulting in -2200 V.

The -2,2 kV can be adjusted independently of the 14,3 kV by R6622 (adjustment range 250 V) via emitter follower V6607, to compensate for tolerances in the c·r·t sensitivities




Fig. 20.2. High-voltage converter, p.c.b. lay-out.




Fig.20.3. High-voltage converter, circuit diagram.

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

20.1.1		CAPACITO	RS			
C	6601 6602	16V 20 16V 20	% 6.8UF % 6.8UF	5322 5322	124 124	14069 14069
CCC	6603 6604 6605 6606 6607		% 10NF % 100PF % 220PF	4822 4822	122 122 122	30094
C C	6608 6609 6611 6612 6613	-10+50% 20% 20% 20% 20% 400V 1	47UF 4.7NF 4.7NF 4.7NF 0% 22NF	5322 5322 5322	122 122 122	20733 50087 50087 50087 40308
C C	6614 6616 6617 6618	1	4.7NF 0% 47PF 0% 47PF % 6.8UF	5322	122	50087 50088 50088 14081
20.1.2		INTEGRAT	ED CIRCU	ITS		
N	6601	UA741TC	FSC	4822	209	80617
20.1.3		RESISTOR	lS.			
R R R	6601 6602 6603 6604 6606	MTP10 MRS25 MRS25 MRS25 MRS25	20% 10K 1% 31K6 1% 1K96 1% 6K81 1% 1M	5322 5322 5322	116 116 116	
R R R	6607 6608 6609 6611 6612	VR25 MRS25 MRS25 MRS25 MRS25	5% 3M3 1% 10E 1% 10E 1% 8K25 1% 6K19	4822 4822	116 116 116	72201 52891 52891 53267 53263
R R R	6613 6616 6617 6618 6619	MRS25 MRS25 MRS25 MRS25 MRS25	1% 511E 1% 511E 1% 1E 1% 5K11 1% 5K11	5322 4822 5322	116 116 116	53135 53135 52976 53494 53494
R	6621 66223 66224 66226 6627 6628 6629 6633 6633 6633 6633 6636	CTP14	1% 100E 20% 4.7M 5% 5M6 5% 5M6 5% 4M7 1% 8K25 5% 4M7 5% 3M9 5% 2M2 1% 1K96 1% 1K 1% 8K25 1% 1K 1% 5K62 1% 2K15	5322	101 110 110 116 110 110 110 116 116 116	53126 10307 42207 42205 53267 42205 42203 42196 53237 53108 53495 53239

20.1.4	SEMI CONDUCT	CORS		
V 660; V 660; V 660; V 660; V 660	BDX36 BY509 BY509	PEL PEL PEL PEL PEL	4822	
V 660 V 660 V 661 V 661	BC548C BD238	PEL PEL PEL PEL	4822 4822	130 34382 130 44196 130 40917 130 34294
T 660	L TRANSFORMER	₹	5322	146 21207

MOTHERBOARD

MOTHERBOARD	21
CONTENTS	
21. CIRCUIT DESCRIPTION OF MOTHERBOARD 21.1. Parts list	21-1 21-10
FIGURES	
21.1. Motherboard, p.c.b. lay-out.	21-5

21. CIRCUIT DESCRIPTION OF MOTHERBOARD (See fig.21.2)

The mother board houses a number of miscellaneous circuit networks inter connections and connectors. These are now listed and briefly described.

Illumination circuit (V7312-V7311)

The slider potential of the ILLUM control R12, derived from the +50 V [PRIM] coming from the secondary converter, is fed to an emitter-follower driver V7312, to reduce the base current through the slider. The driver is followed by a further emitter-follower, power transistor V7311, which supplies the series-connected graticule lamps E1, E2 (28 V/80 mA)

Trace rotation (V7301-V7302)

The slider potential of the TRACE ROT control R16, derived from the +13.8 V and -13.8 V supplies, is fed to the bases of a complementary pair, V7301/V7302 also across these supplies. The common emitters of V7301/V7302 drive the trace rotation coil. If the slider of R16 goes positive then V7301 conducts to produce a positive-going current in the coil. Conversely, if the slider goes negative, V7301 blocks and V7302 conducts to produce a negative-going current in the coil.

HEF 4094 bus (serial data in, parallel data out/D7301) The serial input data DATA1, coming from the CPU-unit, is applied to D7301-2 and comes out of D7301 (10) as serial data DATA2, which is fed via X7309-14, to the adaptation unit of the attenuators. Integrated circuit D7301 on the HEF 4094 bus is controlled by the

Integrated circuit D7301 on the HEF 4094 bus is controlled by the timing serial data lines SERCLK and ENSCP to give the parallel data outputs Q0 ...Q7.

- QO drives the final Y amplifier unit via X7318-8 and X4001-8.
- Q2 and Q6 are not used. Q1 is used to switch the LCD-illumination.
- Q3 and Q4 are fed to the time base unit as Z control signals Z1 and Z2 Q5 is used to switch off the Hold off generator in Single mode and is
- fed to the time base (x9002-16)
- Q7 is fed to the time base unit for Hold-off sawtooth control (H3).

Data jumpers (see Fig. 21.1)

These jumpers (X7334, X7336 and X7337) on the mother board serve to connect the serial data stream when printed circuit boards are removed.

50-ohm protection lines (INPROT A and INPROT B)

Resistors R7301 and R7302 are each part of a voltage divider for the A and B attenuator circuit. These resistors adapt the 12 V potential in the attenuator to the 5 V level of the uP to give a warning if the 50-ohm input signal is out of the window range of the window discriminator.

Fan NTC (R7323)

The NTC resistor R7323 on the mother board, fed from the secondary converter detects the temperature in the adjacency of the input attenuators.

Protection of OQ200 (V7313)

When the circuit boards XZ amplifier, time base or final Y amplifier are removed, the OE- line can go to low and OQ200 could be damaged. Diode V7313 protects OQ200 against this possibility.

Calibrator

The calibrator circuit consists of a divider circuit (D7302, D7303, D7304) to provide a 5 kHz square-wave followed by a controlled switched current source (V7304, V7306) to provide an accurate calibration voltage of 800 mV. Input signal for the divider circuit is a 3 MHz X-tal controlled sq.wave.

The 5 kHz square-wave output at 5 V level is applied to the base of V7304. Diode V7309 serves as a slope improver to sharpen up the square wave.

Transistor V7304 acts as a switch for the current source transistor V7306, the emitter preset R7321 providing the current source adjustment (output amplitude).

A constant base voltage of 4.4 V for V7306 is achieved by two series-connected zener diodes V7307, V7308. This results in a 0,8 V square-wave output over the 50-ohm resistor R7318 at the collector of V7306, switched by V7304 at a frequency of 5 kHz.


The 0 V level of the output signal occurs when switch V7304 conducts; the 0,8 V output level occurs when V7304 is blocked and constant current flows through V7306.

Connectors on Mother Board.


The various connectors located on the mother board are given in Fig. 21.2 together with their functional data.

A survey of signal names, which are present on the mother board, with their source and destinations (signal flow) is also given in fig.21.2.


Note: the interconnection path between the motherboard and the signal unit is somewhat different from the situation as given in figs. 21-1 and 21-2: the connector types for X7319 on the motherboard and X5325 on the signal unit are different and moreover an interconnection cable is added between the two units.



21



21



In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

21.1.1	CAPACITORS	
C 7301	-20+50% 10NF	4822 122 31414
C 7302 C 7303 C 7304 C 7306 C 7307	-20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF 25V 20% 6.8UF	4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414 5322 124 14081
C 7308 C 7311 C 7312	2% 100PF 25V 20% 6.8UF 2% 100PF	4822 122 31316 5322 124 14081 4822 122 31316
21.1.2	INTEGRATED CIRCUITS	
D 7301 D 7302 D 7303 D 7304	HEF4094BP PEL HEF4040BP PEL HEF4073BP PEL HEF4013BP PEL	5322 209 10421 4822 209 10257 4822 209 10266 4822 209 10248
21.1.3	RESISTORS	
R 7301 R 7302 R 7312	MRS25 1% 1K96 MRS25 1% 1K96 MRS25 1% 10K	5322 116 53237 5322 116 53237 4822 116 53022
R 7313 R 7314 R 7316 R 7318 R 7319	MRS25 1% 147K 0.1% 50E	5322 116 53246 4822 116 53022 5322 116 53256 5322 116 53165 5322 116 53259
R 7321 R 7322 R 7323	MTP10 20% 330E MRS25 1% 287E 0.5W 10% 3K3	5322 101 14244 5322 116 53221 5322 116 30234
21.1.4	SEMI CONDUCTORS	
V 7301 V 7302 V 7304	BC558B PEL	4822 130 44196 4822 130 44197 4822 130 44196
V 7306 V 7307 V 7308 V 7309 V 7311	BC558B PEL BZX79-C4V7 PEL BZX79-C4V7 PEL BAT85 PEL BD139 PEL	4822 130 44197 4822 130 34174 4822 130 34174 4822 130 31983 4822 130 40823
V 7312 V 7313	BC548C PEL BAW62 PEL	4822 130 44196 4822 130 30613

CRT CONTROLS UNIT AND I.R. RECEIVER	22
CONTENTS	
22. DESCRIPTION OF THE CRT CONTROLS UNIT AND	22 1
I.RRECEIVER 22.1. Parts list	22-1 22-4
FIGURES	
22.1. CRT controls unit, p.c.b. lay-out.	22-1
22.2. CRT controls unit, circuit diagram.	22-2
22.3. Infra-red receiver, p.c.b. lay-out	22-2
22.4. Infra-red receiver, circuit diagram	22-3

22. DESCRIPTION OF CRT CONTROLS UNIT (See fig.22.2)

This unit incorporates the potentiometers that control the CRT functions and a 13,8 VDC into 300 VAC converter that supplies the LCD-illumination strip. These potentiometers are ILLUM (R12), FOCUS (R13), TRACE INTENSity (R14), READ OUT INTENSity (R15) and TRACE ROT (R16, screwdriver operated control).

The way these potentiometers are influencing the connected circuit, is described together with the circuit description of the relevant circuit part. The CRT controls unit is connected with the motherboard via a flat cable.

The 13,8 VDC/300 VAC generator consists of an oscillator V5901 that drives transformer T5901. Voltage stabilisation is achieved by means of a feedback circuit with the (zener) diodes V5902, V5903 and V5904. The LCD illumination strip H101 is connected to the generator output via connector X5903.

DESCRIPTION OF INFRA-RED RECEIVER (See fig.22.4)

The command signals from the remote control box are picked up by photo-diode V6001 and applied to pin 2 and pin 15 of IC N6001. This IC converts the pulses from V6001 into a "RC5" code. This coded signal is applied to pin 12 of N6002. This IC converts the "RC5" code into the proper "I2C" bus information present on the lines SDA (serial data), SCL (serial clock) and DAV (data valid).




Fig. 22.1. CRT controls unit, p.c.b. lay-out.




Fig. 22.2 CRT controls unit, circuit diagram.




Fig.22.3 Infra red receiver, p.c.b. lay-out (PM3286A only)




Fig.22.4 Infra red receiver, circuit diagram (PM3286A only)

22.1 PARTS LIST

In this section only electrical parts present on this unit are listed. Mechanical parts, including cables and connectors, are given in section 28.

SUBJECT TO ALTERATION WITHOUT NOTICE

R12/15 R16 .	10K POTM. 10K POTM.	5322 103 50018 5322 103 50026
22.1.1	CAPACITORS	
POSNR	DESCRIPTION	ORDERING CODE
C 5901 C 5902 C 5903 C 5904 C 6001	-10+50% 330UF 2% 220PF 63V 10% 680NF 10% 2.2NF -20+80% 10NF	4822 124 20694 4822 122 30094 5322 121 42494 4822 122 30114 4822 122 30043
C 6002 C 6003 C 6004 C 6006 C 6007	-20+80% 10NF 47NF 10% 100V -20+50% 10NF 10% 2.2NF -20+50% 6.8NF	4822 122 30043 5322 121 42491 4822 122 31414 4822 122 30114 4822 122 31429
C 6008 C 6009 C 6011 C 6012 C 6013	-20+80% 22NF 2% 150PF 2% 150PF 10V 20% 33UF -20+80% 10NF	4822 122 30103 4822 122 31413 4822 122 31413 5322 124 21957 4822 122 30043
22.1.2	RESISTORS	
R 5901 R 5902 R 5903 R 6001 R 6002	MRS25 1% 100K MRS25 1% 17K8 MRS25 1% 5K11 MRS25 1% 12K1 MRS25 1% 12K1	4822 116 52973 5322 116 53235 5322 116 53494 4822 116 52957 4822 116 52957
R 6003 R 6004 R 6006	MRS25 1% 1M MRS25 1% 12K1 MRS25 1% 21E5	4822 116 52843 4822 116 52957 5322 116 53426
22.1.3	MISCELLANEOUS	
N 6001 N 6002 G 6001 V 5901 V 5902	TDA3047P PEL SAA3028P PEL CSB455E MU BC548C PEL BZX79-B68 PEL	4822 209 83257 4822 209 10426 5322 242 70827 4822 130 44196 4822 130 30864
V 5903 V 5904 V 600 1 X 5901	BAV21 PEL BZX79-B75 PEL BPW50 20-P FEM POL	4822 130 30842 4822 130 34685 4822 130 32376 5322 265 54059
X 5902 X 5902 X 5902 X 5902 X 5903	2-167301-2 AMP 1-POS 3P SNG SQ 2.54	5322 268 40222 5322 268 20145 5322 268 90091 5322 265 30404 5322 265 30404
X 6001 X 6001 L 5901 L 6001 T 5901	CONN MOUSING CONN PIN 1500UH TDK IMS5 10% 10MH TRANSFORMER	5322 267 40626 5322 268 20145 4822 156 21293 5322 158 14267 5322 146 21188

23 PERFORMANCE CHECK.

CONTENTS

23.1. General info 23.2. Preliminary 23.3. Recommended	settings test equipment	23-1 23-4 23-4 23-4
23.4. Checking pro	ocedure	23-4
23.1. Preliminary	-	23 - 3

23 PERFORMANCE CHECK

23.1 GENERAL INFORMATION

WARNING: Before switching-on, ensure that the instrument has been installed in accordance with the Installation Instructions outlined in Section 3 of the Operating Manual.

This procedure is intended to:

- Check the instruments specification.
- Be used for incoming inspection to determine the acceptability of newly purchased instruments and/or recently recalibrated instrument.
- Check the necessity of recalibration after the specified recalibration intervals.

Note: The procedure does not check every facet of the instruments calibration; rather, it is concerned primarily with those parts of the instrument which are essential to measurement accuracy and correct operation. Removing the instruments covers is not necessary to perform this procedure. All checks are made from the outside of the instrument.

If the test is started within a short period after switching-on, bear in mind that steps may be out of specification, due to insufficient warming-up time.

Warming-up time under average conditions is 30 minutes.

The performance checks are made with a stable, well-focussed, low-intensity display. Unless otherwise noted, adjust the intensity and trigger-level controls as needed.


IMPORTANT:

NOTES * At the start of every check, the controls always occupy the preliminary settings AUTO SET position, unless otherwise stated.

- * The input voltage has to be supplied to the A-input; unless otherwise stated.

 Set the TIME/DIV switches to a suitable position; unless otherwise stated.
- * Tolerances given are for the instrument under test and do not include test equipment error.
- * For some checks, we make use of the service routines. If you want additional information concerning these service routines refer to chapter 26.6.4. "description of service routines".

* In this chapter in some checks channel B is mentioned between brackets behind channel A. It is advised to perform first channel A checks. After that the checks for channel B can be done.



MAI 2317A

IMPORTANT NOTE: These functions are only active after pressing AUTO SET, when they were active before AUTO SET was pressed!

fig. 23.1 Preliminary settings (AUTO SET)



23.2 Preliminary settings

- Switch-on the instrument (no input signal).
- Check if all leds and LCD's are on for 1 sec. during the power up routine.
- Press AUTO SET.
- Check if the frontcontrols are set as indicated in fig. 23.1.
- Check if the Y POS controls of channel A and B are manually adjustable after turning them through their mid-positions.
- Check if with the READ OUT control the intensity of the setting information and cursors can be controlled.

23.3 Recommended test equipment

The test equipment that must be used for this performance check is as given in section 25.2, except:

7. Trimming tool kit

10. Oscilloscope

Additional equipment for this performance check:

- BNC T piece and 50 ohm T piece PM9584
- 50 ohm attenuators 10x (20dB) and 2x (6dB)
- 50 ohm terminator

23.4 Checking procedure

	<u> </u>	
1		POWER SUPPLY (characteristics: 2.2.15)
1.1	SUBJECT	Mains voltage input
	TEST EQUIPMENT	Variable mains transformer
	MAINS VOLTAGE	Between 90 V and 264 V ac (r.m.s.)
	1	Frequency: 45 Hz440 Hz
	SETTINGS	- Press POWER ON
		- Apply CAL signal to input A - Press AUTO SET
		- Fress Auto SEI
	REQUIREMENTS	- Starts at any mains voltage between 90 V264 V
		ac (r.m.s.) - Instruments performance does not change over
		indicated mains voltage range; displayed CAL
		signal distortion-free and with equal intensity.
	MEASURING RESULTS	
	T _D	
1.2	SUBJECT	Power Consumption (ac source)
	TEST EQUIPMENT	Wattmeter
	THE WOLDS	100 W = 1 2/0 W = 2 (n n = 2)
	MAINS VOLTAGE	Mains voltage between 100 V and 240 V ac (r.m.s.). Frequency 50 Hz400 Hz.
	1	

1	SETTINGS	Press POWER ON
	REQUIREMENTS	Options excluded : 135W (typical) PM8950 (IEEE 488) option included: 138W (maximum)
	MEASURING RESULTS	
1.3	SUBJECT	Setting retention (characteristics: 2.2.16)
	TEST EQUIPMENT	-
	INPUT VOLTAGE	Apply the CAL signal to input A
	SETTINGS	- Press AUTO SET, make a note of the front settings - Check if Memory Back Up batteries are installed Switch-off the instrument for approx. 15 min Switch-on the instrument
	REQUIREMENTS	- Check if the settings of the controls and the displayed signal are the same as at the moment of switching off.
	MEASURING RESULTS	
1.4	SUBJECT	Front Unit Test
	TEST EQUIPMENT	-
	INPUT VOLTAGE	_
	SETTINGS	 Press the INVERT buttons of channel A and B together to come into the Service Routine Press vertical display mode A Press vertical display mode TRIG VIEW Press vertical display mode A Press vertical display mode TRIG VIEW
	REQUIREMENT	- Check if all segments in the LCD's are on
	SETTINGS	- Press AUTO SET - Press vertical display mode A + B - Press vertical display mode A
	REQUIREMENT	- Check if all push-button leds are on
	SETTINGS	- Press AUTO SET - Press vertical display mode B - Press vertical display mode TRIG VIEW
	REQUIREMENT	- Check if the Y POS controls of channels A and B are locked and can only be released by turning the controls through their mid-position.
	SETTINGS	- Press AUTO SET four times to leave the Service routine

	MEASURING RESULTS	
2.		DISPLAY (characteristics section 2.2.1)
2.1	SUBJECT TEST EQUIPMENT INPUT VOLTAGE SETTINGS REQUIREMENTS MEASURING RESULTS	Illumination - Operate ILLUM control (fully clockwise) - Check if the graticule raster is equaly illuminated and if the intensity can be controlled continuously.
2.2	SUBJECT	Trace Rotation
	TEST EQUIPMENT INPUT VOLTAGE SETTINGS REQUIREMENTS	Operate screwdriver adjustment: TRACE ROT Trace must be in parallel with the horizontal graticule line. Direction of screwdriver rotation same as direction of trace rotation.
	MEASURING RESULTS	

3		VERTICAL DEFLECTION OR Y-AXIS (characteristics section 2.2.2)
3.1	SUBJECT	Vertical Deflection Sources, Deflection modes and input coupling.
	TEST EQUIPMENT	LF Square wave generator
	INPUT VOLTAGE	Square wave signal 1 kHz to A
	SETTINGS AND REQUIREMENTS	 Set trace height to 5 div. Press B; only channel A on Check if one square wave signal of 5 div. is displayed. Press B; channel A and B on Check if a square wave signal (A) and line (B) is displayed and if A, B and ALT are on. Press TRIG VIEW. Check if two square wave signals (A and TRIG VIEW) and a line (B) are displayed and if TRIG VIEW, A, B and ALT are on. Press TRIG VIEW; A, B and ALT on.
	MEASURING RESULTS	
	INPUT VOLTAGE	Square wave signal 100Hz to A and B
	SETTINGS AND REQUIREMENTS	 Press AUTO SET Check if A, B and CHOP are on Set trace height to 4 div. Check if top and bottom lines of the two square waves are not flat (horizontal) due to AC coupling. Press DC of A and B; check if correct square wave signals are displayed. Press "0" of A and B, check if two lines are displayed. Press DC of channel A and B. Press A+B Check if 3 square wave signals are displayed: channels A and B each 4 div. trace height and A+B with 8 div. trace height.
	MEASURING RESULTS	

3.2	SUBJECT	Visual Signal Delay
	TEST EQUIPMENT	Square wave calibration generator (PG506)
	INPUT VOLTAGE	Fast-rise input signal 1MHz, ≤lns, 0,5 V to input A
	SETTINGS	- Apply fast-rise input signal to input A - Press AUTO SET - Press B (only A on) and 50 ohm (50 ohm on) - Set Y AMPL of A to 100 mV/div Set MAIN TB to 50 ns/div Press TB MAGN and turn X POS - Press TRIG and turn LEVEL MTB fully anti-clockw Turn LEVEL MTB slowly clockwise until instrument is just triggered - Set INTENSITY (TRACE) fully clock-wise
	REQUIREMENTS	- Check if visual signal delay is 20 ns (typical)
	MEASURING RESULTS	
3.3	SUBJECT	Delay Difference between input A (B) and ext.TRIG VIEW
	TEST EQUIPMENT	Square wave calibration generator. (PG506)- 50 ohm T piece PM9584 and 50 ohm terminator (for EXT)
	INPUT VOLTAGE	Fast-rise input signal 1MHz, 0,5V, <1ns via 50 ohm T piece to input A(B) and to MTB TRIG or X DEFL input via 50 ohm terminator
	SETTINGS	- Apply fast-rise input signal to input A and MTB TRIG or X DEFL Press AUTO SET and press B and TRIG VIEW - Press EXT - Set Y AMPL of A to 100mV - Press 50 ohm of A and TB MAGN - Set INTENSITY (TRACE) fully clock-wise - Set MAIN TB to 2ns
	REQUIREMENTS	- Check if delay difference between the two displayed signal slopes is ≤2 ns (typical) 1 div.
	MEASURING RESULTS	
3.4	SUBJECT	Channel isolation of Deselected Channel
	TEST EQUIPMENT	Sine-wave calibration generator (SG503)
*	INPUT VOLTAGE	Sine-wave signal-50MHz, 4 V to input A(B)

	SETTINGS REQUIREMENTS MEASURING RESULTS	 Apply sine-wave input signal to input A(B) Press AUTO SET, and 50 Ohm on Set the trace height to 8 div. (500 mV/div.) Press B(A) (channel with input signal off). Set Y AMPL of B(A) to 10 mV/DIV. Check if trace height of channel without input signal B(A) is < 4 div. (100:1)
		,
3.4.1	SUBJECT	Channel isolation between Selected Channels
	TEST EQUIPMENT	HF sine-wave generator (SG503)
	INPUT VOLTAGE	200 MHz sine-wave signal, 4 V to input A(B)
	SETTINGS	- Apply HF-sine wave signal to input A(B) - Press AUTO SET and 50 Ohm - Set the trace height to 8 div. (500 mV/div.) - Set the Y AMPL of both channels to 500 mV/div.
	REQUIREMENTS	- Check if trace height of channel without input signal B(A) is \leq 0,16 div.
	MEASURING RESULTS	
3.5	SUBJECT	Y-Signal Output
	TEST EQUIPMENT	Fast-rise square-wave generator (PG506)
	INPUT VOLTAGE	Square-wave signal of 1 kHz (fast-rise)
	SETTINGS AND REQUIREMENTS	- Press AUTO SET - Connect the Y-output signal to the channel B(A) input socket. - Adjust channel B(A) to an input sensitivity of 10 mV/div. and 50 Ohm input impedance (DC coupled) - Press 50 ohm of A(B) (50 Ohm on) - Trigger the DEL'D TB on channel A(B) with AC-coupled filter. - Adjust the MAIN TB to a sweep of 200 us/div. - Trigger the MAIN TB on channel A(B) with AC-coupled filter - Apply a 1 kHz/6 div. square-wave signal to the channel A(B) input (DC-coupled) Y AMPL of A(B) to 100 mV/div. - Check if the amplitude of the square-wave displayed via channel B is equal to the channel A display (+or-10%; or +or-0,6 div.) - Set 50 Ohm of B(A) off. - Set Y AMPL of B(A) to 20 mV/div.

- Check if the amplitude of the square-waves are
equal (+or- 10%; or +or- 0,6 div.) - Increase the frequency of the square-wave signal applied to channel A(B) to 1 MHz (rise-time <
1 ns) - Set 50 ohm of B(A) on - Set Y AMPL of B(A) to 10 mV/div.
- Set MAIN TB to 200 ns/div.
- Press TRIG DTB (DTB trigger coupling) - Press DC of DTB trigger coupling
- Check if signal displayed via B(A) has a dc shift.
- Press LF REJ of DTB trigger coupling
 Check if the top of the square wave signal displayed via B(A) is not flat.
- Press HF REJ; check if AC and HF REJ are on
- Check if the signal displayed via B(A) is
<pre>changed into a triangle shaped signal Press DC (DTB trigger coupling) twice (HF REJ off)</pre>
- Connect the Y-output signal to the channel A input socket.
- Adjust channel A to an input sensitivity of 10 mV/div. and 50 0hm input impedance.
Select A as MTB trigger source.Apply a 1 kHz/500 mV square-wave signal to the
EXTernal trigger input of the DEL'D TB (DTB TRIG)
 Select the EXTernal trigger input as DEL'D TB trigger source
- Adjust the MAIN TB to a sweep speed of 500 us/div.
- Check if a square-wave signal is displayed via A with an amplitude of 5 div. (+or- 10%; or +or- 0,5 div.)
- Press EXT:10 (DTB trigger source)
- Check if the trace height is reduced to 0,5 div. (+or- 10%; or +or- 0,05 div.)
Frequency Response of Y signal output
HF sine-wave generator (SG503)
,
Constant amplitude Sine-wave signal: dc200 MHz
- First the channel A bandwidth in 10 mV/div must be measured: adjust the amplitude of the 50 kHz sinewave to 6 div. Now increase the frequency to such a value that the signal amplitude at the screen decreases to 4,2 div. Now read the frequency of this signal (bandwidth of A = Fa)
 Apply the Y OUT signal to input B. Set Y AMPL of B to 10 mV/div (50 0hm on and DC coupled).

MEASURING RESULTS

3.5.1 SUBJECT

TEST EQUIPMENT

INPUT VOLTAGE

SETTINGS AND REQUIREMENTS

		 Trigger the DEL D TB on channel A with AC-coupled filter. Set the MAIN TB to 200 us/div. Trigger the MAIN TB on channel B with AC-coupled filter. Apply a 50 kHz/6 div. sine-wave signal to input A Set the amplitude of the signal displayed via B to exactly 6 div. as reference. Check the overall bandwidth (channel A and Y OUT) by increasing the frequency of the input signal on A till the amplitude displayed via B is 4,2 div. (-3dB) (overall bandwidth = Fo) The bandwidth of the Y OUT-put can be calculated with the formula:
		$\sqrt{\frac{1}{(Fo)^2} - \frac{1}{(Fa)^2}} = Y \text{ OUT bandwidth}$
	-	Y OUT bandwidth must be dc200 MHz (-3dB)
	MEASURING RESULTS	
3.6	SUBJECT	Vertical Deflection coefficients and input coupling of Channels A and B (characteristics section 2.2.3)
	TEST EQUIPMENT	Square-wave calibration generator (PG506)
ų	INPUT VOLTAGE	Square-wave signal 1 kHz to input A(B), amplitude 5 mVpp20 Vpp in 1-2-5 steps
	SETTINGS AND REQUIREMENTS	 Apply a 1 kHz square wave signal of 5 mV to input A(B) Press DC and 50 ohm must be off (BW LIMIT on) Set the Y AMP to 1 mV/div. Check if the amplitude of the signal is 5 div. (+or- 2%) Increase the input amplitude and Y AMPL with the
	Input voltage (pp)	following steps: Y AMPL setting Requirements Measuring results
	10 mV 20 mV 50 mV 0,1 V 0,2 V 0,5 V 1 V 2 V 5 V 10 V 20 V	2 mV 5 div.(+or-2%) 5 mV 4 div.(+or-2%) 10 mV 5 div.(+or-2%) 20 mV 5 div.(+or-2%) 50 mV 4 div.(+or-2%) 100 mV 5 div.(+or-2%) 200 mV 5 div.(+or-2%) 500 mV 4 div.(+or-2%) 1 V 5 div.(+or-2%) 2 V 5 div.(+or-2%) 5 V 4 div.(+or-2%)

3.6.1	SUBJECT	Vernier Ratio (continued procedure of 3.6) VAR		
	SETTING	- Turn VAR control fully anti-clockwise		
	REQUIREMENTS	- Check if dia	splayed amplitude	. <u><</u> 1,6 div. (1:2,5)
	MEASURING RESULTS			
3.6.2	SUBJECT	Input coupling	g (continued proc	edure of 3.6.1)
	SETTINGS AND		ntrol fully clock	
	REQUIREMENTS			gnal is interrupted. if the displayed
į		signal is sh	nifted upwards.	
	MEASURING RESULTS			
		_	-	
3.7	SUBJECT	Input impedano Ohm)	ce and capacitano	ee (1 Mohm and 50
	TEST EQUIPMENT	Calibrated square-wave signal 1 kHz (PG506) via		
	·	input dummy to input A(B). Dummy for 1 Mohm input: 1 Mohm resistor in		
			a capacitor of 9	
		1 Mohm Input	impedance	
	INPUT VOLTAGE	Square-wave signal 1 kHz to input A(B) via dummy, amplitude 10 mVpp50 Vpp in 1-2-5 steps		
	SETTINGS AND	- Apply calibrated square-wave signal of 10 mV via		
	REQUIREMENTS	dummy to input A(B) (1 Mohm input) - Check the amplitude of the displayed signals		
•		according t	he table below:	
•	Input voltage (pp) via dummy	Y AMPL setting	Requirements	Measuring results
	10 mV 20 mV	1 mV 2 mV	5 div.(+or-2%) 5 div.(+or-2%)	
	50 mV	5 mV	5 div.(+or-2%)	
	0,1 V	10 mV	5 div.(+or-2%)	
	0,2 V	20 mV	5 div.(+or-2%)	
	0,5 V	50 mV	5 div.(+or-2%)	
	1 V	100 mV	5 div.(+or-2%)	
	2 V	200 mV	5 div.(+or-2%)	-
	5 V	500 V	5 div.(+or-2%)	
	10 V	1 V	5 div.(+or-2%)	
	20 V	2 V	5 div.(+or-2%)	
	50 V	5 V	5 div.(+or-2%)	
	- Remove input sig	nal.		

		50 Ohm input impedance
	INPUT VOLTAGE	Fast-rise square-wave signal to input A (50 Ohm output of PG506)
	SETTINGS	- Apply fast-rise signal of 0,5 V to input A(B) - Press AUTO SET; 50 Ohm off Set Y AMPL to 100 mV/div Set trace height to 5 div Press 50 Ohm (50 Ohm on)
	REQUIREMENTS	- Check that the displayed signal has a trace height of 2,5 div. +or- 1%.
	MEASURING RESULTS	
3.8	SUBJECT	Vertical Dynamic range
	TEST EQUIPMENT	Constant amplitude sine-wave generator
	INPUT VOLTAGE	Sine-wave signal of 100 MHz, 2,4 Vpp to input A(B)
	SETTINGS	 Apply sine-wave signal of 100 MHz, 2,4 Vpp to input A(B). Set Y AMPL to 100 mV/div. Shift with the Y POS control the sine-wave vertically over the screen.
	REQUIREMENT	- Check if the top and bottom of the sine-wave signal can be displayed distortion-free (24 div. trace height). Compression at limits: 7%
	INPUT VOLTAGE	Sine-wave signal of 200 MHz, 1,6 Vpp to input A(B)
	SETTINGS	- Set Y AMPL to 200 mV/div Increase the frequency of the input signal up to 200 MHz, trace height 8 div.
	REQUIREMENT	- Check if a sine-wave signal of 8 div. is displayed distortion-free. Compression at limits: 7%
	MEASURING RESULTS	
		2
3.9	SUBJECT	LF linearity (vertical)
	TEST EQUIPMENT	LF square-wave generator
	INPUT VOLTAGE	Square-wave signal 50 kHz, 200 mV to input A(B)
•	-	8

	REQUIREMENT MEASURING RESULTS	 Set Y AMPL to 100 mV/div. Set the square-wave signal in the vertical centre of the screen. Adjust the square-wave signal to exactly 2 div. trace height. Shift the signal with the Y POS control to the two upper and lower div. of the screen. Check if the trace height in the two upper and lower div. is 2 div. +or-0,1 div.
3.10	SUBJECT	Shift range (vertical)
	TEST EQUIPMENT	LF Sine-wave generator
	INPUT VOLTAGE	Sine-wave signal of 1 kHz, 8 V to input A(B)
	SETTINGS	 Adjust the channel A (B) input sensitivity to 1 V/div. Apply a sine-wave of 1 kHz/8 div. to the channel A (B) input. Adjust the channel A (B) input sensitivity to 500 mV/div. Rotate the channel A (B) Y POS control fully clockwise and anti-clockwise
	REQUIREMENT	- Check if the top and the bottom of the signal can be positioned on the vertical centre line of the screen.
	MEASURING RESULTS	
3.11	SUBJECT	Frequency response (in 50 Ohm and 1 Mohm position)
	TEST EQUIPMENT	Constant amplitude sine-wave generator (SG503) and PM5129 (for LF range 1 Hz250 KHz)
	INPUT VOLTAGE	Constant amplitude sine-wave signal, 30 mV frequency 50 kHz200 MHz to input A (B).
		Input impedance 50 Ohm
	SETTINGS AND REQUIREMENTS	 Set Y AMPL to 5 mV/div. Apply 50 kHz sine-wave signal to A (B) via 26 dB att. Adjust trace height to exactly 6 div. Increase the frequency of the input signal up to 200 MHz. Check if the vertical deflection is > 4,2 div. (-3 dB) over the complete bandwidth range between 10 Hz and 200 MHz.

		 Reduce the amplitude of the input signal to 6 mV and the frequency to 50 kHz. Set Y AMPL to 1 mV. Adjust the trace height to exactly 6 div. Increase the frequency up to 60 MHz. Check if the vertical deflection is > 4,2 div. (-3 dB) over the complete bandwidth range between 10 Hz and 60 MHz (typical) 			
		Input impedance 1 Mohm			
		 Same procedure as for 50 Ohm (input voltage lower via 50 Ohm att.of 26 dB and external 50 Ohm terminator) Check if the vertical deflection is ≥ 4,2 div. over the frequency range of 1 Hz up to 175 MHz in the setting 5 mV/div. And check for the 1 mV/div. setting if the vertical deflection is ≥ 4,2 div. over the frequency range of 1 Hz up to 60 MHz 			
:	MEASURING RESULTS				
3.12	SUBJECT	Bandwidth limiter			
	TEST EQUIPMENT	Constant amplitude sine-wave generator (SG503)			
	INPUT VOLTAGE	- Sine-wave signal of 20 MHz, 30 mV to input A (B)			
	SETTINGS	- Set Y AMPL to 5 mV/div. (50 0hm on) - Adjust the trace heigt to exactly 6 div Press BW LIMIT 20 MHz			
	REQUIREMENTS	- Check if the amplitude of the signal is \geq 4,2 div. (-3 dB)			
	MEASURING RESULTS				
3.13	SUBJECT	Pulse repsonse (in 50 Ohm and 1 Mohm position)			
3.13		Fast-rise square-wave generator (PG506)			
	TEST EQUIPMENT	•			
	INPUT VOLTAGE	Fast-rise square-wave signal (≤ 1 ns) to input A (B)			
	SETTINGS AND REQUIREMENTS	Note: Take the pulse distortion of the calibration generator (2%) into account when performing the now following calibration steps. Check the calibration generator with a sampling oscilloscope. The pulse response of the signal at the output of the generator is optimal with max. pulse amplitude.			

Pulse response (50 Ohm input impedance)

- The required fast rise-time square-wave must be obtained from the square-wave generator.
- Adjust channel A (B) to an input sensitivity of 20 mV/div.
- Select DC and 50 Ohm (generator termination) for channel A (B)
- Apply a 10 kHz/6 div. square-wave signal with 1 ns rise-time to input A (B)
- Set the MAIN TB to 20 us/div.
- Check the square-wave response; overshoot 5% or less.
- Apply a 100 kHz/6 div. square-wave signal with a 1 ns rise-time to input A(B)
- Set the MAIN TB to 2 us/div.
- Check the square-wave response; overshoot 5% or less.
- Apply a 1 MHz/6 div. square-wave signal with a rise-time of 1 ns to input A (B)
- Set the MAIN TB to 20 ns/div.
- Check the pulse response: overshoot must not exceed +or- 5%
- As described for 50 Ohm input impedance, only input signal must be applied to input A (B) via an external 50 Ohm terminator (50 Ohm output of generator)
- Check the square-wave response; overshoot 6% or less

MEASURING RESULTS

3.14	SUBJECT	Rise-Time (in 50 Ohm and 1 M Ohm position)
	IMPORTANT	FOR BOTH INPUT IMPEDANCES, THE RISE TIME IS A CALCULATED VALUE, ACCORDING FORMULA: BANDWIDTH X RISE-TIME = 0,35
	TEST EQUIPMENT	Fast-rise square-wave generator (PG506)
	INPUT VOLTAGE	Fast-rise square-wave signal < 1 ns to input A (B) frequency: lMHz. - In 50 Ohm position: output of generator directly connected to input A (B) - In 1 M Ohm position: output of generator via 50 Ohm terminator to input A (B)
	SETTINGS	- Set Y AMPL to 50 mV/div (in setting 2 mV/div, input signal via 50 Ohm attenuator 100:1) Set MAIN TB to 20 ns/div Adjust the trace height exactly between the dotted lines 0% and 100% (5 div.) - Press TB MAGN
	REQUIREMENTS	Important: $T_R(measured) = \sqrt{T_R(input size 1)^2 + T_R(assillars ass)^2}$
		<pre>T_R(input signal)² + T_R(oscilloscope)² - Check the rise-time, measured between the 10% and 90% lines (4 div.); the now following rise-times are based upon a generator rise-time of 0,9 ns. If your generator differs from this value you must recalculate with the above formula. * rise-time in 50 Ohm position (1 mV and 2 mV excluded): Ch. A(B): 1,95 ns or less Oscilloscope-only rise-time: 1,75 ns * rise-time in 1 M Ohm position (1 mV and 2 mV excluded): Ch. A(B): 1,95 ns or less Oscilloscope-only rise-time: 1,75 ns * rise-time in 1 mV and 2 mV/div. settings:</pre>
	MEASURING RESULTS	

3.15	SUBJECT	Base line instability (Jump)			
	·	Attenuator balance between any V/div. setting			
	SETTINGS AND REQUIREMENTS	 This adjustment is done in the service routine "attenuator unit test". Proceed as follows to come into this routine: depress the channel A and B INVERT pushbuttons together, then depress the vertical display mode switch A two times, then depress switch A. Now the channel A input sensitivity switches automatically between 5 mV and 500 mV. Check if the trace jump of channel A is < 0,2 div. Press AUTO SET (1 time) Press B Now the channel B sensitivity switches automatically between 5 mV and 500 mV. Check if the trace jump of channel B is < 0,2 div. Press AUTO SET 4 times to leave the service routine. 			
	MEASURING RESULTS				
		A No. 1 Part of the Part of th			
		Common Mode Rejection Ratio			
	TEST EQUIPMENT	HF constant Amplitude sine-wave generator (SG503)			
	INPUT VOLTAGE	Sine wave signal 1 MHz (50 MHz), 4 Vpp to inputs A and B (via 50 Ohm T-piece PM9584)			
	SETTINGS	 Set Y AMPL of A and B to 500 mV/div. (8 div.) Press DC of input coupling of channels A and B Press INVERT of channel B Adjust the VAR controls for minimum trace height difference of channel A and B Press A+B 			
	REQUIREMENT	- Check if the trace height of the A+B signal is < 0,08 div. with an input signal of 1 MHz and < 0,4 div. with an input signal of 50 MHz.			
	MEASURING RESULTS				
4.	-	TRIGGER VIEW (characteristics section 2.2.4)			
4.1	SUBJECT	Deflection coefficient via A, B and EXT.			
4. T		Square-wave calibration generator (PG506)			
	TEST EQUIPMENT INPUT SIGNAL	Square-wave signal 1 kHz, amplitude given in table.			

	SETTINGS REQUIREMENT	- Apply the square-wave signal to input A(B) - Press TRIG VIEW (TRIG VIEW on) - Select A(B) as MTB trigger source - Select DC for MTB trigger coupling - Check the amplitude of the TRIG VIEW signal according the table given in section 3.6 of this performance check. IMPORTANT: the error limit of the amplitudes displayed via TRIG VIEW is +or- 5%!!
	MEASURING RESULTS	TRIG VIEW via EXT and EXT:10
	INPUT SIGNAL	Square-wave signal 1 kHz, 500 mV to input MTB TRIG or X DEFL.
	SETTINGS	- Select EXT as MTB trigger source.
	REQUIREMENT	- Check if the square-wave signal displayed via TRIG VIEW has an amplitude of 5 div. (+or- 5%)
	MEASURING RESULTS	
	SETTINGS	 Select EXT:10 as MTB trigger source Increase the amplitude of the input signal to V.
	REQUIREMENT	- Check if the amplitude of the square-wave displayed via TRIG VIEW is 5 div. (+or- 5%)
	MEASURING RESULTS	
		,
4-2	SUBJECT	Dynamic Range (TRIG VIEW)
	TEST EQUIPMENT	Constant amplitude sine-wave generator
	INPUT VOLTAGE	Sine-wave signal of 100 and 200 MHz, 2,4 Vpp to input A
	SETTINGS	- Press TRIG VIEW (TRIG VIEW on) and TRIG - Set Y AMPL to 100 mV/DIV Shift with the MTB LEVEL control the sine-wave signal displayed via TRIG VIEW vertically over the screen.
	REQUIREMENT	- Check if the top and bottom of the sine-wave signal can be displayed distortion free (24 div. trace height) Compression at limits: 7%
	MEASURING RESULTS	

TRIG VIEW via A(B)

	INPUT VOLTAGE	Sine-wave signal of 200 MHz, 1,6 Vpp to input A
	SETTINGS	- Set Y AMPL to 200 mV/div.
	REQUIREMENT	 Check if a sine-wave signal of 8 div. is displayed distortion-free
	MEASURING RESULTS	
4.3	SUBJECT	Line deflection
	TEST EQUIPMENT	-
	INPUT VOLTAGE	-
	SETTINGS	- Select LINE as MTB trigger source - Press X DEFL.
	REQUIREMENT	- Check if horizontal deflection is 6 div. or more at mains frequency of 49 Hz61 Hz.
	MEASURING RESULTS	
4.4	SUBJECT	Frequency response INT and EXT (TRIGGER VIEW)
	TEST EQUIPMENT	Constant amplitude sine-wave generator INT (via A and B)
	INPUT VOLTAGE	Constant amplitude sine-wave signal, 30 mV, freq. 50 kHz150 MHz to input A(B)
	SETTINGS	 Set Y AMPL to 5 mV/div. Adjust the trace height to exactly 6 div. Press TRIG VIEW (only TRIG VIEW on) Select A(B) as MTB trigger source and AC as MTB trigger coupling Increase the frequency up to 150 MHz
	REQUIREMENTS	- Check if the vertical deflection via TRIG VIEW is \geq 4,2 div.
	MEASURING RESULTS	
		EXT (via EXT and EXT:10)
-	INPUT VOLTAGE	Constant amplitude sine-wave signal, 600 mV, freq. 50 kHz200 MHz to input MTB TRIG or X DEFL.
	SETTINGS	 Select EXT as MTB trigger source Adjust the trace height to exactly 6 div. Increase the frequency up to 200 MHz.
	REQUIREMENT	- Check if the vertical deflection via TRIG VIEW is \geq 4,2 div.

4.5	SUBJECT	Rise-time (TRIG VIEW)
∓• J		WIRE CIME (INTO ATUM)
	TEST EQUIPMENT	
	INPUT VOLTAGE	-
	SETTINGS	-
	REQUIREMENT	Rise time of trigger view is a calculated value according the formula: Bandwidth x rise-time = 0,35
	MEASURING RESULTS	
4.6	SUBJECT	Trigger point
	TEST EQUIPMENT	LF sine-wave generator
	INPUT VOLTAGE	Sine wave signal 50 kHz, 6 div trace height to input A
	SETTINGS	 Press AUTO SET Set the trace height to 6 div. Press TRIG of MTB trigger mode selector Set the MAIN TB LEVEL control exactly in its mid position Select TRIG VIEW for vertical deflection; A and B off.
	REQUIREMENTS	- Check if the sine wave signal is in the vertical mid-position of the screen
	MEASURING RESULTS	
5•		HORIZONTAL DEFLECTION OR X-AXIS (characteristics section 2.2.5)
	5.1 SUBJECT	Horizontal Deflection Sources and trace separation
	TEST EQUIPMENT	LF sine-wave generator
	INPUT VOLTAGE	Sine wave signal 2 kHz, 3 div. trace height to input A

MEASURING RESULTS

5.2

SETTINGS AND - Press AUTO SET, and press B; only A on REQUIREMENTS - Set the trace height to 3 div. (MTB trace) - Set the MAIN TB to 500 us/div. - Press MTB INTENS - Set the DEL TB to 20 us/div. - Check if intensified part (DTB) is visible and if it can be shifted horizontally by the DELAY or delta t control - Press delta t - Check if MTB INTENS and delta t are on and if two intensified parts are visible and if the second intensified part can be horizontally shifted by the DELAY or delta t control - Press DTB - Check if DTB, delta t and MTB INTENS are on and if the MTB INTENS trace with two intensified parts and two DTB traces that cover each-other are displayed over the complete screen width - Set the TRACE SEP fully clockwise - Check if the MTB INTENS trace and the two DTB traces cover each other completely. - Set the trace in vertical mid-position - Set TRACE SEP fully anti-clockwise - Check if the traces are separated at least 4 div; MTB INTENS 2 div. upwards and the two DTB traces 2 div. downwards. - Press EXT X DEFL - Check if only EXT X DEFL is on of the horizontal deflection source selector. - Press A of MTB trigger source - Check if a line under an angle of 45° is displayed. - Remove input signal of A - Apply a sine wave signal 2 kHz, 600 mV to MTB TRIG or X DEFL input - Press EXT and EXT:10 and LINE - Check if a horizontal line is displayed. MEASURING RESULTS SUBJECT Horizontal shift range TEST EQUIPMENT Time marker generator (TG501) INPUT VOLTAGE Time marker signal of 1 ms to input A - Set MAIN TB to 100 us/div. SETTINGS AND REQUIREMENTS - Set a marker pulse on the first and last vertical graticule line - Set X POS fully clockwise. - Check if the first marker pulse is at the right side of the horizontal centre line - Set X POS fully anti-clockwise - Check if the last marker pulse is at the left

side of the horizontal centre line.


5.3	ISUBJECT * I	Horizontal Deflection coefficients
5.5	SUBJECT	
	TEST EQUIPMENT	Sine wave generator
	INPUT VOLTAGE	Sine wave signal 2 kHz, 4 div. trace height to input A
	SETTINGS	- Press EXT X DEFL - Press A of vertical mode; only B on - Press A as X DEFL source
	REQUIREMENT	- Check if a horizontal line of 4 div. is displayed (+ or -2%)
	INPUT VOLTAGE	- Sine wave signal 2 kHz, 1 V to input MTB TRIG or X DEFL
	SETTINGS AND REQUIREMENTS	 Press EXT as X DEFL source Check if a horizontal line of 10 div. (+or- 5%) is displayed. Press EXT:10 Check if a horizontal line of 1 div. (+or- 5%) is displayed.
	MEASURING RESULTS	
5.4	SUBJECT	Maximum linearity error and line deflection
•	TEST EQUIPMENT	LF sine-wave generator
,	INPUT VOLTAGE	Sine-wave signal, 1 kHz, 8 div. trace height to input A
	OTHER INCO	
	SETTINGS	- Set the Y AMPL of A to 200 mV/div Adjust the trace height to exactly 8 div Press EXT X DEFL - Press A of vertical display mode; only B on - Adjust the trace width to exactly 8 div Set Y APML of A to 2 V/div Turn the X POS control
	REQUIREMENTS	 Adjust the trace height to exactly 8 div. Press EXT X DEFL Press A of vertical display mode; only B on Adjust the trace width to exactly 8 div. Set Y APML of A to 2 V/div.
		 Adjust the trace height to exactly 8 div. Press EXT X DEFL Press A of vertical display mode; only B on Adjust the trace width to exactly 8 div. Set Y APML of A to 2 V/div. Turn the X POS control Check if the horizontal deflection at the most lefthand side and righthand side of the screen
	REQUIREMENTS	 Adjust the trace height to exactly 8 div. Press EXT X DEFL Press A of vertical display mode; only B on Adjust the trace width to exactly 8 div. Set Y APML of A to 2 V/div. Turn the X POS control Check if the horizontal deflection at the most lefthand side and righthand side of the screen is 0,8 div. (+or- 5%)
	REQUIREMENTS SETTINGS	 Adjust the trace height to exactly 8 div. Press EXT X DEFL Press A of vertical display mode; only B on Adjust the trace width to exactly 8 div. Set Y APML of A to 2 V/div. Turn the X POS control Check if the horizontal deflection at the most lefthand side and righthand side of the screen is 0,8 div. (+or- 5%) Press LINE for horizontal deflection Check if the horizontal deflection if 7 div.

5.5	SUBJECT	Frequency response (horizontal)
	TEST EQUIPMENT	Constant amplitude sine-wave generator (PG506)
	INPUT VOLTAGE	Constant amplitude sine-wave signal, 30 mV, 50 kHz2 MHz to input A
	SETTINGS	 Set Y AMPL of A to 5 mV/div Apply a 50 kHz sine-wave signal to input A Adjust the trace height to exactly 6 div. Press EXT X DEFL Press A of vertical display mode; only B on Press A as horizontal deflection source Adjust the input voltage for exactly 6 div. horizontal deflection Increase the frequency of the input signal up to 2 MHz
	REQUIREMENTS	- Check if the trace width is \geq 4,2 div. (-3 dB) over the complete bandwidth range.
	MEASURING RESULTS	
5.6	SUBJECT	Maximum phase difference between horizontal and vertical deflection.
	TEST EQUIPMENT	LF sine-wave generator
	INPUT VOLTAGE	Sine wave signal, 2 kHz100 kHz, trace height 6 div.
	SETTINGS	 Press EXT X DEFL Press A for horizontal deflection Set the trace height to exactly 6 div. Increase the input frequency up to 100 kHz.
	REQUIREMENT	- Check if the phase shift ≤ 3° (see Fig. below)
	MEASURING RESULTS	MAT 985A

6.		MAI	N TIME BASE	(characte	eristics, sec	tion 2.2.6)	_
6.1	SUBJECT	Def	lection coef	fficient (MTB)		-
	TEST EQUIPMENT		e marker ger				
	INPUT VOLTAGE		e marker sig		,		
	SETTINGS	- A ₁		marker si of A (50	gnal of 20 na	s to input A	
	REQUIREMENTS	2			coefficients :	in TB MAGN OI	?F
		IMP	accounm div up and The pul	ording speagnified of isions. The into two work of reading maximum of ses with res may be	curacy must becification of some against the curacy must be compared to the curacy of	ver 8 ed central t is splitte of full sca the marker e graticule	
	TIME MARKERS first gratic MTB tor- 0,25 0,30 X1 +or- 0,50 0,55 X10 +or- 0,50 0,58	0,35 0,40		 0,85 0,90 	last graticule line	SETTINGS 100 ns1 s/div 10 ns50 ns/div 1 ns0,1 s/div	2%
	pulse s	MAIN TB setting ./div	Max. coeff TB MAGN OFF	E. error TB MAGN ON	Measuring	g results	
-	0,2 us 2 0,5 us 5 1 us 2 us 5 us 10 us 20 us 50 us 0,1 ms 1 0,2 ms 2	20 ns 50 ns 00 ns 00 ns 1 us 2 us 5 us 10 us 20 us 50 us 00 us	2% 2% 1,5% 1,5% 1,5% 1,5% 1,5% 1,5% 1,5% 1,5	2,5% 2,5% 2,5% 2,5% 2,5% 2,5% 2,5% 2,5%			

	Time marker pulse	MAIN T settir	ng TB MAGN	eff. error TB MAGN ON	Measuring results
	0,1 s	1 ms 2 ms 5 ms 10 ms 20 ms 50 ms 100 ms 200 ms 500 ms 1 ms	1,5% 1,5% 1,5% 1,5% 1,5% 1,5% 1,5% 1,5%	2,5% 2,5% 2,5% 2,5% 2,5%	
6.2	SUBJECT		Vernier Ratio	(VAR MTB) a	nd TB Magnification
	TEST EQUIPMENT		Time marker g	generator (TG	501)
	INPUT VOLTAGE		Time marker s	signal l us t	o input A
	SETTINGS		sixth grati - Press B of	icule line vertical dis 3 VAR fully a	iv; marker on first and splay mode; only A on inti-clockwise
	REQUIREMENT SETTINGS		base steps first grati	200 ns to 50 icule line an icule line or	ol range overlaps the time 00 ns; first marker on 1 d second marker on the 1 closer to the first
			- Set the to	of the seco	fully clockwise ond marker pulse exactly aticule
	REQUIREMENT		- Check if the top of the seco not shifted more than +or- 0 subdivisions)		
	MEASURING RESU	JLTS			
6.3	SUBJECT		Variable Hold	i Off	
	TEST EQUIPMENT	ſ	Time marker g	generator (TG	3501)
	INPUT VOLTAGE		Time marker	signal 20 ns	to input A
	SETTINGS		- Set Hold-or - Turn Hold-o		ally clockwise kwise
	REQUIREMENT				ensity decreases (with in mes the minimum Hold Off)

	MEASURING RESULTS	
6.4	SUBJECT	Main Time Base Gate Out
	TEST EQUIPMENT	
	INPUT VOLTAGE	MTB Gate Out (rear side) connected to input A
	SETTINGS	- Set MAIN TB to 10 us/div (AUTO triggering) - Set Y AMPL of A to 2 V/div Press DC of channel A input coupling
	REQUIREMENT	- Check if at the start of the sweep a leading edge is visible which if switching between 0 V and 5 V (time base running: level must be between 2,4 V5 V)
	MEASURING RESULTS	
7.		DELAYED TIME BASE (characteristics section 2.2.7)
7.1	SUBJECT	Deflection Coefficients (DTB)
	TEST EQUIPMENT	Time marker generator (TG501)
	INPUT VOLTAGE	Time marker signal 0,5 s20 ns to input A
	SETTINGS	- Press 50 Ohm (50 Ohm on)
		- Press AUTO SET - Press DTB and MTB INTENS of horizontal display mode switches; only DTB on - Set MAIN TB to 500 ms/div Turn DELAY or delta t control fully anti- clockwise - Set DEL'D TB to 500 ms/div Press STARTS DTB (on)
	REQUIREMENTS	- Check the deflection coefficients in TB MAGN OFF and ON according the table below:
		IMPORTANT: Time base accuracy must be measured according specification over 8 unmagnified or 80 unmagnified central divisions. The error limit is splitted up into two values (error of full scale and of reading). The maximum deviation of the marker pulses with respect to the graticule lines may be as given in the figure below:



Attention: To check the time coefficients according the table below the MAIN TB control must be operated (DTB setting is electrically coupled with MTB setting

1								
MAIN sett:			marker e	set	D TB ting div		f.error TB MAGN ON (x10)	Measuring results
500	ms	0.	5 s	500	ms	1,5%	_	
200			2 s	200		1,5%	_	
100			l s	100		1,5%	_	
	ms		ms		ms	1,5%	2,5%	
	ms		ms		ms	1,5%	2,5%	
	ms		ms		ms	1,5%		
5	ms		ms		ms		2,5%	
2	ms		ms	2	ms	1,5%	2,5%	
1	ms		ms		ms	1,5%	2,5%	
500		0,5		500	us			
200	us	0,2	ms	200	us	1,5%	2,5%	
100	us	0,1	ms	100	us	1,5%	2,5%	
50	us	50	us	50	us	1,5%	2,5%	
20	us	20	us	20	us	1,5%	2,5%	
10	us	10	us	10	us	1,5%	2,5%	
5	us	5	us	5	us	1,5%	2,5%	
2	us	2	us	2	us	1,5%	2,5%	
1	us	1	us	1	us	1,5%	2,5%	
500		0,5	us	500		1,5%	2,5%	
200		0,2		200				
100	ns	0,1	us	100		1,5%	2,5%	
50	ns	50	ns	50	ns	2%	2,5%	
20	ns	2,0	ns	20	ns	2%	2,5%	

23

7.2 SUBJECT Vernier Ratio (VAR DTB) and TB magnifier

TEST EQUIPMENT Time marker generator (TG501)

INPUT VOLTAGE Time marker signal 1 us to input A (50 Ohm on)

SETTINGS - Set MAIN TB to 200 ns/div.

- Press B of vertical display mode; only A on

- Press DTB of horizontal display mode; DTB and MTB INTENS on

		 Set with the DELAY or delta t control the intensified part (DTB) on the second marker pulse Set the marker pulse displayed via the DTB on the first and the second marker on the sixth graticule line (X POS) Set the DTB VAR control fully anti-clockwise.
	REQUIREMENT	- Check if the DTB VAR control shifts the second marker pulse displayed via the DTB to the third graticule line or closer to the first marker (2,5:1)
	SETTINGS	 Set the DTB VAR control fully clockwise Set the top of the second marker pulse displayed via the DTB exactly in the centre of the graticule Press TB MAGN (on)
	REQUIREMENT	- Check if the top of the second marker pulse displayed via the DTB is not shifted more than +or- 0,4 div. (2 subdivisions)
	MEASURING RESULTS	•
7.3	SUBJECT	Delay Time and Time Difference (delta t)
	TEST EQUIPMENT	Time marker generator (TG501)
	INPUT VOLTAGE	Time marker signal 10 us to input A via external 50 Ohm terminator
	SETTINGS AND REQUIREMENTS	 Press B of vertical display mode; only A on Apply a time marker pulse of 10 us via a 50 terminator to input A The now following adjustments must be done in te service routine "time base test". Proceed as follows to come into this routine: depress the channel A and B INVERT pushbuttons toghether, then depress vertical display mode switch A and then B.
		DELAY TIME
		- Press vertical display pushbutton TRIG VIEW - Set Y AMPL of A to 1 V/div Select a MAIN TB sweep speed of 10 microsec/div Select a DEL'D TB sweep speed of 1 microsec/div Adjust the control X POS so that the MAIN TB display starts exactly at the first vertical graticule line.

graticule line.

div. (+or- 2,2%)

- Check if the first marker pulse of the <u>DEL'D</u> TB display coincides with the first vertical graticule line and if the intensified part on the MAIN TB display starts after a delay of 2

	MEASURING RESULTS	 Press vertical display pushbutton A Check if the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and if the intensified part on the MAIN TB display starts after a delay of 8 div. (+or- 2,2%) DELTA t Press vertical display pushbutton A+B Check if the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and if the intensified part on the MAIN TB display starts after a delay of 2 div. (0,6%).(Delay is 2 div.; delta T is Ø div.) Press vertical display pushbutton B. Check if the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and if the second intensified part on the MAIN TB display starts after a delay of 8 div. (0,6%).(Delay is 2 div.; delta T is 6 div.) Press AUTO SET three times to leave the service routine.
7.4	SUBJECT	DTB Position Range
•	TEST EQUIPMENT	Time marker generator (TG501)
	INPUT VOLTAGE	Time marker signal 10 us to input A (50 Ohm on)
	SETTINGS AND REQUIREMENTS MEASURING RESULTS	 Press B of vertical display mode; only A on Press DTB of horizontal display mode; MTB INTENS and DTB on Set MAIN TB to 5 us/div Set DEL'D TB to 500 ms/div. Turn DELAY or delta t control fully anticlockwise Check if the first marker pulse displayed via the DTB is partly visible; more than 0,2 x MTB setting is 1 us (2 div.) and if the Delay Time in LCD is <1 us Set the first marker displayed via the MTB exactly on the first graticule line Turn DELAY or delta t fully clockwise Check if the last marker pulse displayed via the DTB is completely visible and if the Delay Time displayed in the LCD is >49,5 us.

7.5	SUBJECT	Maximum Jitter (DTB)
	TEST EQUIPMENT	Sine-wave generator
	INPUT SIGNAL	Sine-wave signal (1 MHz), 6 div. trace height to input A.
	SETTINGS	- Set the trace height to 6 div Press B of vertical display mode; only A on - Set MAIN TB to 1 ms - Press DTB of horizontal display mode Set DEL'D TB to 500 ns - Set the DELAY time to 5 ms - Press MTB INTENS; only DTB on
	REQUIREMENT	- Check if the jitter of the DTB trace is < 1
	MEASURING RESULTS	div. (1 part per 20.000)
,		
7.6	SUBJECT	DTB Gate Out
	TEST EQUIPMENT	-
	INPUT SIGNAL	DTB Gate Out (rear side) to input A
	SETTINGS	- Press DC and B of verticl display mode, only A on - Set Y AMPL of A to 2 V/div Apply DTB gate out signal to input A - Set MAIN TB to 20 us/div Press MTB INTENS - Set DEL'D TB to 1 us/div Set the DELAY or delta t control to 100 us
	REQUIREMENT	- Check if the DTB gate out is visible and switches between 0 and 5 V (first 5 div. 0 V) DTB running: level must be between 2,45 V.
	MEASURING RESULTS	
8•		MTB TRIGGERING (characteristics, section 2.2.8)
8.1	SUBJECT	MTB Trigger Sources and trigger coupling
	TEST EQUIPMENT	Square-wave generator
	INPUT VOLTAGE	Square-wave signal 2 kHz, 4 div. trace height to input A (EXT)

8.2

SETTINGS AND REQUIREMENTS	- Press 20 MHz BW LIMIT (on) - Set the trace height to 4 div Press TRIG VIEW and A and B of vertical display mode; only TRIG VIEW on - Press DC of MTB trigger coupling - Check if a square wave signal is displayed of 4 div Press LF REJ of MTB trigger coupling - Check if a differentiated square wave is displayed - Press HF REJ of MTB trigger coupling - Check if a square-wave signal with slower slopes is displayed and if AC and HF REJ are on - Press AC of MTB trigger coupling - Connect CAL signal to input B - Set Y AMPL of B to 200 mV Press B of MTB trigger source - Check if a square wave of 5 div. is displayed - Increase the freq. of the square-wave signal to input A up to 20 kHz (CAL signal to B) - Press A and B of vertical display mode Press COMP of MTB trigger source Check if three well triggered traces are displayed; TRIG VIEW signal derived from A Remove input signals - Apply a square wave signal of 500 mV to input MTB TRIG - Press EXT of MTB trigger source - Check if a square wave signal is displayed via TRIG VIEW of 5 div Press EXT:10 of MTB trigger source - Check if a square wave signal of 0,5 div is displayed via TRIG VIEW Press LINE of MTB trigger source - Check if a square wave signal (mains frequency) is displayed.
MEASURING RESULTS	
CUD IE OT	This can Canaitivity (MTP)
SUBJECT	Trigger Sensitivity (MTB)
TEST EQUIPMENT	Sine-wave generator (SG503)
INPUT VOLTAGE	Sine-wave signal 100 MHz (200, 250 MHz) to input A(B) or EXT
SETTINGS AND REQUIREMENTS	 Press DC (input coupling of A(B)) Press 50 Ohm (50 Ohm on) Press TRIG (MTB trigger mode) Apply a sine-wave signal of 100 MHz approx. 250 mVpp to input A(B) Set Y AMPL to 200 mV/div. Decrease amplitude of input signal Turn LEVEL MTB Check if the signal is well-triggered at amplitudes > 0,5 div. Increase the frequency of the input signal up to 200 MHz.

- Decrease the amplitude of the input signal to 300 mV. - Check if the signal is well triggered at amplitudes > 300 mV (adjust LEVEL MTB) MEASURING RESULTS MTB Slope selection and Level control range. 8.3 SUBJECT LF Sine-wave generator TEST EQUIPMENT Sine-wave signal 2 kHz - 800 mV to input A(B) INPUT VOLTAGE (EXT) - Set Y AMPL to 100 mV/div (DC input coupling) SETTINGS AND - Turn LEVEL MTB fully clockwise and fully anti-REQUIREMENTS clockwise - Check if the signal is well triggered over the complete LEVEL range - Set the LEVEL MTB control in its mid-position - Start of signal display must be in the vertical centre - Press TRIG (MTB trigger mode) - Press NEG SLOPE MTB (on) - Check if the sine-wave signal is inverted and is triggered on the negative slope. - Press NEG SLOPE MTB (off) - Set Y AMPL to 50 mV/div (16 div. trace height)

- Decrease amplitude of input signal

- Press EXT (MTB trigger source)

- Decrease amplitude of input signal

Press EXT:10 (MTB trigger source)

- Press EXT (MTB trigger source)

 Check if the signal is well triggered at amplitudes > 50 mV (adjust LEVEL MTB)

 Check if the signal is well triggered at amplitudes > 500 mV (adjust LEVEL MTB)

 Check if the signal is well triggered at amplitudes > 3 V (adjust LEVEL MTB)

- Check if the signal is well-triggered at

- Apply a sine wave signal of 100 MHz, 50 mVpp to input MTB TRIG or X DEFL (via external 50 Ohm

- Press TRIG VIEW, A and B (only TRIG VIEW on)

- Check if a well triggered sine-wave of 0,5 div.

Increase the amplitude of the input signal up to

- Increase the frequency of the input signal up to

- Turn LEVEL MTB

terminator)

- Turn LEVEL MTB

500 mVpp

250 MHz, 3 Vpp.

amplitudes ≥ 1 div. - Remove input signal.

(50 mV) is displayed.

		- Press EXT (MTB trigger source) - Press TRIG VIEW, A and B (only TRIG VIEW on) - Turn the LEVEL MTB - Check if the LEVEL range is > +or- 0,8 V (+or- 8 div) - Press EXT : 10 (MTB trigger source) - Increase the input signal to 16 Vpp - Turn the LEVEL MTB - Check if the LEVEL range is > +or- 8 V (+or- 8 div.)
	MEASURING RESULTS	
8.4	SUBJECT	Frequency response MTB trigger filters.
	TEST EQUIPMENT	LF Sine-wave generator
	INPUT VOLTAGE	Sine-wave signal 10 Hz100 kHz, 0,5 div. trace height to input $A(B)$
	SETTINGS AND REQUIREMENTS	 Press DC of input coupling A(B) Apply a sine-wave signal of 10 Hz, 0,5 div. to input A(B) Press DC (MTB trigger coupling) Check if the sine-wave signal is well triggered Press AC (MTB trigger coupling) Frequency of input signal 10 Hz (-3 dB) (0,5 div) Check if the sine-wave signal is well triggered (NOT TRIG'D led off) Press LF REJ (MTB trigger coupling) Check if the signal is not triggered (NOT TRIG'D led on) Increase the frequency of the input signal up to 20 kHz (-3 dB) Check if the signal is well triggered (NOT TRIG'D led off) Press HF REJ (HF REJ and AC on) Increase the input frequency up to 50 kHz (-3 dB) Check if the signal is well triggered Increase the frequency of the input signal up to 100 kHz Check if the signal is not triggered
	1	

MEASURING RESULTS

- Turn the LEVEL MTB

- Remove input signal

- Set Y AMPL to 100 mV/div

input MTB TRIG or ${\tt X}$ DEFL

slope.

- Check if the LEVEL range is \geq +or- 8 div. and if the signal is triggered on the positive

- Check if the NOT TRIG'D led is on, if the LEVEL

- Apply the sine-wave signal of 2 kHz, 1,6 Vpp to

control is set in its extreme positions

		÷
7	. 7	٠,
•	1	ľ
_	4	ч
		٠.

9•		DTB TRIGGERING (characteristics, section 2.2.9)
9.1	SUBJECT	DTB Trigger sources and trigger coupling (see also "Y-Signal Output" section 3.5)
	TEST EQUIPMENT	Square-wave generator
	INPUT VOLTAGE	Square-wave signal 2 kHz, 4 div. trace height to input A(B) (EXT)
	SETTINGS AND REQUIREMENTS	 Press B of vertical display mode (only A on) Press 20 MHz BW LIMIT (on) Press START DTB (on) Press A (DTB trigger source) Press DC (DTB trigger coupling) Press MTB INTENS Set MAIN TB to 100 us Set DEL'D TB to 10 us Check if an intensified part is displayed Press TRIG DTB Turn LEVEL DTB to get a triggered intensified part Check the DTB trigger sources and trigger coupling via channel A according the procedure given in section 3.5 "Y signal output">
	MEASURING RESULTS	·
9.2	SUBJECT	DTB Trigger Sensitivity
	TEST EQUIPMENT	Sine-wave generator (SG503)
	INPUT VOLTAGE	Sine-wave signal 100 MHz (200, 250MHz) to input A(B) or EXT
	SETTINGS AND REQUIREMENTS	 Press TRIG DTB (on) Press A as DTB trigger source and DC as DTB trigger coupling. Press MTB INTENS Set MAIN B to 20 ns/div Set DEL'D TB to 20 ns/div Turn LEVEL DTB to get a well triggered intensified part Check the DTB trigger sensitivity according the procedure given in section 8.2 * The EXT trigger sensitivity must be checked via channel A (input signal to EXT and A) * Read DTB instead of MTB
	MEASURING RESULTS	

9.3	SUBJECT DTB	Slope selection and Level control range
	TEST EQUIPMENT	LF Sine-wave generator
	INPUT VOLTAGE	Sine-wave signal 2 kHz - 800 mVpp to input A(B) (EXT)
	SETTINGS AND REQUIREMENTS	- Set Y AMPL to 100 mV/div (8 div) - Set MAIN TB to 200 us /div and DEL D TB to 5 us/div Press MTB INTENS - Press TRIG DTB: source A(B)
9.4	SUBJECT	Frequency response DTB trigger filters.
	TEST EQUIPMENT	LF Sine-wave generator
	INPUT VOLTAGE	Sine-wave signal 10 Hz100 kHz, 0,5 div. trace height to input A(B)
	SETTINGS AND REQUIREMENTS	 Press DC of input coupling A(B) Apply a sine-wave signal of 10 Hz, 0,5 div to input A(B) Press DC of MTB trigger coupling Press TRIG DTB: DTB trigger source A(B), coupling DC Press MTB INTENS of horizontal display mode Set MAIN TB to 50 ms/div. Set DEL'D TB to 10 ms/div. Turn LEVEL DTB for a triggered intensified part. Check if the intensified part is well triggered Press AC of DTB trigger coupling Check if the intensified part is well triggered at 10 Hz (-3 dB) 0,5 div. trace height. Press LF REJ of DTB trigger coupling Check if the intensified part is not triggered

	MEASURING RESULTS	- Increase the frequency of the input signal up to 20 kHz (-3 dB) - Set MAIN TB to 50 us/div - Set DEL'D TB to 10 us/div - Turn LEVEL DTB - Check if the intensified part is well-triggered - Press HF REJ of DTB trigger coupling - Increase the frequency of the input signal up to 50 kHz (-3 dB) - Check if the intensified part is well triggered - Increase the frequency up to 100 kHz - Check if the intensified part is not triggered.
10.		BLANKING OR Z-AXIS (characteristics, section 2.2.10)
10.1	SUBJECT TEST EQUIPMENT INPUT VOLTAGE SETTINGS AND REQUIREMENTS	Square-wave generator Square-wave signal, 1 kHz, duty cycle 50%, amplitude 05 Vpp to input A and Z-in (rear side) - Press B of vertical display model; only A on - Set MAIN TB to 500 us/div Press O of channel A input coupling - Set the trace of A in mid-position - Press DC of channel A Input coupling - Apply square-wave signal of 2,5 Vpp, 1 kHz to input A and Z-in Check if only the bottom half of the square wave signal is displayed (500 us blanking and 500 us unblanking) - Decrease the amplitude of the input signal to 0,5 Vpp Set Y AMPL of A to 200 mV - Increase the screen intensity (turn INTENSITY TRACE clockwise) - Check if the top half of the square-wave signal is visible with a lower intensity and will be
	MEASURING RESULTS	unblanked at an input voltage of 0 V or less.

$1\overline{1}$.		CURSORS AND CRT TEXT
		(characteristics, section 2.2.12 and 2.2.13)
11.1	SUBJECT	Cursor intensity and cursor modes
	TEST EQUIPMENT	-
	INPUT VOLTAGE	-
	SETTINGS AND REQUIREMENTS	- Turn READ OUT control clockwise for a well readable setting text (setting information of channel A, channel B and MTB) - Press MTB INTENS (on) - Check if also the setting information of the Dis indicated Press MTB; MTB INTENS off - Press VOLT cursors on; VOLT= ↓ (V) - Check if the setting information of the VOLT cursors and two horizontal cursor lines are displayed Press TIME cursors on; TIME= ← (t) - Check if the setting information of the TIME cursors and two vertical cursor lines are displayed Press TIME button two times - Check if only the setting information of the TIME cursor is indicated (not the settings of the vertical and horizontal channels) - Press REF - Turn CURSOR control - Check if the REF cursor line (dashed line) can be shifted horizontally and if the delta T valchanges - Press DELTA - Turn CURSOR control - Check if the DELTA cursor (dotted line) can be shifted horizontally and if the delta T value changes Press TRACK - Turn CURSOR control - Check if the delta T window shifts horizontall over the screen Press RATIO (RATIO and TRACK are on) - Check if the delta T value is indicated in % (100%) - Press REF (RATIO and REF are on) - Turn CURSOR control - Check if the REF cursor (dashed line) moves an if the delta T value changes (in %) - Press TIME (cursor off)
11.2	SUBJECT	Voltage cursors - Error limit
	TEST EQUIPMENT	-
	INPUT VOLTAGE	_

	SETTINGS AND REQUIREMENTS	 Switch on the READ ON intensity and the TRACE intensity off. The following must be done in the Service Routine "X- and Z-amplifier test". Proceed as follows to come into this routine: press the channel A and B INVERT buttons together, then press vertical display mode button A, then ALT and then B. Check if one cursor is in the centre of the screen. Check if the other cursor is 3,5 div downwards from the vertical mid of graticule. Depress vertical display mode ALT Check if the cursor lines are respectively 3,5 div downwards and upwards from the vertical mid of graticule. Depress vertical display mode CHOP Check if the illuminated area lies symmetrically inside the graticule Press AUTO SET three times to leave the service routine.
	MEASURING RESULTS	
	MEASURING RESULTS	
11.3	SUBJECT	Voltage cursors - Minimum Cursor range and Read Out range
	TEST EQUIPMENT	-
	INPUT VOLTAGE	_
	SETTINGS AND REQUIREMENTS	- Read Out intensity on - Press VOLT cursors on - Press REF (only REF on) - Turn CURSOR control anti-clockwise (dashed line as low as possible) - Press DELTA - Turn CURSOR control anti-clockwise (dotted line as low as possible) - Check if both CURSOR lines cover each other and are in the lower part of the graticule (make a note of this position) Press TRACK - Turn CURSOR control clockwise, set both CURSOR lines as high as possible Check if both CURSOR lines are in such a position that the CURSOR range, with respect to lowest position, is at least 7 div. around the centre of the screen Press REF - Turn CURSOR control, set REF cursor as low as possible Press DELTA and set the DELTA cursor as high as possible.

	MEASURING RESULTS	- Check if delta V value is + 7X V/div. setting if channel A (VAR A in uncal: +7div.) - Set both CURSOR lines exactly in the screen centre (delta V = 0) - Press RATIO (DELTA and RATIO on) - Turn CURSOR control - Check if delta V range is between +999% and -999% - Press RATIO (only delta on) - Set the DELTA cursor on 3,5 div. above the of the screen. - Press RATIO (RATIO and DELTA on) - Turn CURSOR control anti clockwise - Check if the smallest RATIO step is 0,1%
11.4	SUBJECT	Voltage Course Reference
1	TEST EQUIPMENT	-
	INPUT VOLTAGE	-
	SETTINGS AND REQUIREMENTS MEASURING RESULTS	- Read Out intensity on - Press VOLT cursors on and RATIO off - Press A as MTB trigger source - Check if delta V value is indicated for channel A Press B as MTB trigger source Check if delta V value is indicated for channel B Press COMP, EXT and EXT:10 - Check if delta V value is indicated for channel A Press A as MTB trigger source Set VAR control of A in UNCAL - Check if delta V value is indicated in div Set VAR control fully clockwise - Press TRIG VIEW, A and B of vertical display mode (only TRIG VIEW on) - Check if delta V value is indicated in div Press AUTO SET - Press EXT X DEFL of horizontal display mode - Check if delta V value is indicated in div.
	-	
11.5	SUBJECT	Time cursors - Error Limit
	TEST EQUIPMENT	_
	INPUT VOLTAGE	-
		-

	SETTINGS AND REQUIREMENTS MEASURING RESULTS	 Switch the READ OUT INTENSITY on and the TRACE INTENSITY off. The now following "X- and Z-amplifier test" must be done in the service routine. Proceed as follows to come into this routine: press the channel A and B INVERT pushbuttons together, then press vertical display mode switch A, then ALT and then TRIG VIEW. Check if both cursor lines are in the right-hand side of the graticule (4,5 div from mid of screen) (both cursor lines must cover each other) Press vertical display mode pushbutton A Check if the reference cursor covers the graticule line in the mid of the screen Check if the delta cursor is in the right-hand side of the graticule (4,5 div from mid of screen) Depress vertical display mode pushbutton A+B Check if the cursor lines are respectively in the left-hand and right-hand side of the graticule (both cursors 4,5 div from mid of screen) Press AUTO SET three times to leave the Service Routine.
11.6	SUBJECT	Time cursors - Minimum Cursor range and Read Out range.
	TEST EQUIPMENT	-
	INPUT VOLTAGE	500
	SETTINGS AND REQUIREMENTS	 Read Out intensity on Press TIME cursors on TIME = ← → (t) Press REF (only REF on) Turn CURSOR control anti-clockwise (dashed lines as left as possible.) Press DELTA Turn the CURSOR control anti-clockwise (dotted line as left as possible) Check if both CURSOR lines cover each other and are positioned in the left-hand side of the graticule (4,5 div from mid of screen)
		 Press TRACK Turn CURSOR control clockwise, set both CURSOR lines as right as possible. Check if both CURSOR lines are in such a position that the CURSOR range, with respect to the most left position, is at least 9 div. within the graticule. Press REF Turn CURSOR control; set REF cursor as left as possible. Press DELTA and set the DELTA cursor as right as possible. Check if the delta T value is + 9x s/div. setting of MTB (VAR MTB in uncal: +9 div.)

	MEASURING RESULTS	 Set both CURSOR lines exactly in the centre of the screen (delta T value = 0) Press RATIO (DELTA and RATIO on) Turn CURSOR control Check if delta T range is between +999% and -999% Press RATIO (only delta on) Set the DELTA cursor on the most left handside of the screen. Press RATIO (RATIO and DELTA on) Turn CURSOR control clockwise Check if the smallest RATIO step is 0,1% Press RATIO (only DELTA on) Press EXT X DEFL Check if delta T value is indicated in div.
12.		CALIBRATOR (characteristics, section 2.2.14)
12.1	SUBJECT	Frequency and output voltage
	TEST EQUIPMENT	Digital multimeter
	INPUT VOLTAGE	CAL output signal to input A
	SETTINGS	 Press 0 of A input coupling Set trace of A on 1 div. from the bottom of the screen Press DC of A input coupling
	REQUIREMENTS	- Check if a positive going square wave signal is displayed of 0,8Vpp (+or- 1%). frequency 5 kHz (+or- 0,1%). This results in a read-out of 400 mV on a digital AC-millivoltmeter (duty cycle of CAL voltage is 50%)
	MEASURING RESULTS	voltage is son,
		ONLY FOR PM3286A
13.		REMOTE CONTROL FUNCTIONS
13.1	SUBJECT	Settings and Special commands
	TEST EQUIPMENT	_
	INPUT VOLTAGE	CAL output to input A and B

SETTINGS AND REQUIREMENTS

The buttons that must be pressed in the following procedure are located on the Setting Memory Remote control

- Press AUTO SET
- Check if this action has the same result as the AUTO SET button on the oscilloscope and if two square wave signals that cover each other are displayed:
 - Y AMPL setting: 200 mV/div (5 div. trace height) MAIN TB setting: 100 us/div (5 div. repetition time)
- Change the vertical and horizontal settings to get different information for the following checks.
- * SAVE
- Select a frontnumber (1...75)
- Press SAVE
- Check if the actual frontsettings are stored under the selected frontnumber, by pressing selected frontnumber and RECALL
- * INSERT
- Select a frontnumber (1...75)
- Press INSERT
- Check if the actual frontsettings are stored under the selected frontnumber (in between two already stored frontnumbers), by pressing frontnumber and RECALL.
- * DELETE
- Select a frontnumber (1...75)
- Press DELETE
- Check if the selected frontnumber is erased by pressing selected frontnumber and RECALL (on screen is indicated: CANCELLED)
- * RECALL
- Select a frontnumber (1...75)
- Press RECALL
- Check if the selected frontnumber is displayed. (if a frontnumber is selected that was not stored or erased, on screen is indicated: CANCELLED)
- * NEXT
- Press NEXT
- Check if the front settings of the next frontnumber are displayed.

 If a frontnumber is erased it will be skipped.
- * PREVIOUS
- Press PREVIOUS
- Check if the front settings of the previous frontnumber are displayed.
 If a frontnumber is erased it will be skipped

		* FCN - Switch the oscilloscope off and on (memory back- up batteries must be present) - Check if the stored front settings are WRITE PROTECTED and can only be RECALLED (PREVIOUS, NEXT) Press 3 - Press FCN - Check if the stored front settings are NOT WRITE PROTECTED, and can be changed with the commands SAVE, DELETE and INSERT Programming IDENTIFICATION NUMBER (ID) - Select ID Number (09) - Press 2 - Press FCN - Check if the ID number is programmed and is displayed on the right upper part of the crt screen. Cancel IDENTIFICATION NUMBER (ID) - Select the ID number that must be cancelled (09) - Press 1 - Press FCN - Check if the ID number is cancelled.	
13.2	SUBJECT TEST EQUIPMENT INPUT VOLTAGE SETTINGS REQUIREMENTS	Maximum Transmission distance and angle Press AUTO SET (of remote control) - Check if the oscilloscope reacts at a distance of typical 3,5 m at an angle of max. 5° off axis. - Check if the oscilloscope reacts at a distance of 0,5 m on axis at a vertical angle of +or-45° off axis and at a horizontal angle of +or-35° off axis	

CONTENTS

24.	DISMANTLING THE INSTRUMENT.	24-1
24.1.	General information.	24 - 1
24.2.	Removing the instrument's covers.	24 - 1
24.3.	Access to parts for the checking and adjusting procedures.	24 - 1

24. DISMANTLING THE INSTRUMENT.

24.1. GENERAL INFORMATION

This section provides the dismantling procedures required for the removal of components during repair operations.

All circuit boards removed from the instrument must be adequately protected against damage, and all normal precautions regarding the use of tools must be observed.

During dismantling a careful note must be made of all disconnected leads so that they can be reconnected to their correct terminals during assembly.

CAUTION: Damage may result if:

- The instrument is switched on when a circuit board has been removed.
- a circuit board is removed within one minute after switching-off the instrument.

24.2. REMOVING THE INSTRUMENT'S COVERS

The instrument is protected by three covers: a front-panel protection cover, a cabinet with carrying handle and a rear panel. To facilitate the removal of the instrument's cabinet and rear panel, first put the front-panel protection cover in position.

Then proceed as follows:

- Hinge the carrying handle clear of the front protection cover.
- Stand the instrument on its protective front cover on a flat surface.
- Slacken the four screws present in the feet at the rear panel.
- Slacken the four smaller screws that are also present in the rear panel: the rear panel can now be lifted.
- Remove one screw from the bottom side of the instrument.
- The instrument's cabinet (with carrying handle) can be removed by lifting it clear of the instrument.

NOTE: If necessary bend out the cabinet at the side of the rubber feet so that the feet do not catch behind the frame parts.

When reinstalling the cabinet again, take care that the wiring (coaxial cables and flat cables) is not damaged.

24.3. ACCESS TO PARTS FOR THE CHECKING AND ADJUSTING PROCEDURES

After the actions performed in chapter 24.2. almost all adjustment points are accessible. However for the access to a minority of the adjustments, some additional actions are necessary. These actions are mentioned in the chapter "checking and adjusting".

CONTENTS

25. CHECKING AND ADJUSTING.25.1. General information.25.2. Recommended test and calibration equipment25.3. Checking and adjusting procedure.	25-1 25-1 25-2 25-8
FIGURES	
25.1. Adjustment points, top view. 25.2. Adjustment points, bottom view.	25-6 25-7

25. CHECKING AND ADJUSTING

25.1. GENERAL INFORMATION

The following information provides the complete checking and adjusting procedure for the instrument. As various control functions are interdependent, a certain order of adjustment is necessary. The procedure is, therefore, presented in a sequence which is best suited to this order, cross-reference being made to any circuit which may affect a particular adjustment. Before any check or adjustment, the instrument must attain its normal operating temperature.

- Warming-up time under average conditions is 30 minutes.
- Where possible, instrument performance should be checked before any adjustment is made.
- All limits and tolerances given in this Section are calibration guides, and should not be interpreted as instrument specifications unless they are also published in Section 2.2.
- Tolerances given are for the instrument under test and do not include test equipment error.
- The most accurate display adjustment are made with a stable, wellfocused low intensity display.
- All controls which are mentioned without item numbers are located on the outside of the instrument.

WARNING: The opening of covers or removal of parts, except those to which access can be gained by hand, is likely to expose live parts, and also accessible terminals may be live. The instrument shall be disconnected from all voltage sources before any adjustment replacement or maintanance and repair during which the instrument will be opened. If afterwards any adjustment, maintenance or repair of the opened instrument under voltage is inevitable, it shall be carried out only by a qualified person who is aware of the hazard involved.

Bear in mind that capacitors inside the instrument may still be charged even if the instrument has been separated from all voltage sources.

25.2. RECOMMENDED TEST AND CALIBRATION EQUIPMENT

Type of instrument		Specification	Used for	Example of required instruments
1.	Constant amplitude sine-wave generator.	Freq. 50kHz 250MHz Voltage 10mV 5Volt	Bandwidth check of vertical channels and triggering	Tektronix SG503
2.	Time marker generator	Repetition rate lsec 2ns	Checking and adjusting of time base sweep rates including MAGN X10.	Tektronix TG501.
3.	Square-wave calibration generator	Rise-time lnsec. Voltage 10mV up to (for preference) 30V Duty cycle 50%	adjusting of square-wave	Generator with additional attenuators partly PG506. For check of rise time PG506 and belonging tunnel diode pulser (type 067/0681/01).
4.	LF sine-wave /sqwave generator	Sine-wave Freq:: 1Hz 1MHz Voltage: 0 30Volt	Checking the trigger sensitivity	Philips PM5131
		Square-wave Freq:: 1Hz 1MHz Voltage: 0 30Volt Rise time: faster then 100ns	Checking and adjusting sqwave response of for instance-attenuator unit	
5.	Cables, T-piece, terminations and attenua- tors for the generators	General Radio types for fast rise-time sq wave and high frequency sine- wave.	see point 1 and 3	
	_	BNC-type for other applications.	see point 2 and 4	; ,
6.	Dummy probe 2:1	1 M.Ohm ±0,1%//9pF	Check of input capacitance	;

7. Trimming tool kit		Adjustments	Philips SBC317 (ord. number 4822 310 50095)
8. Variable mains transformer.	Well-insulated Output voltage 90264VAC	Checking influence of mains voltage variations and adjustment of power supply.	Philips ord. number 2422 529 00005
9. Wattmeter		Checking the power consumption of the instrument	
10.0scilloscope	The bandwidth must be the same or higher than the bandwidth of the instrument under test.	Checking the instrument under test	Philips PM3295A/85A
11.Digital multimeter	Wide voltage, current and resistance ranges. Required accuracy 0,1%	Checking the instrument under test.	Philips PM2718 and high-voltage probe PM9246/03




Fig. 25.1. Adjustment points, top view.




Fig. 25.2. Adjustment points, bottom view.

25.3. CHECKING AND ADJUSTING PROCEDURE

The adjusting elements and measuring points are given in fig. 25.1 and fig. 25.2.

NOTE: Use always an isolated adjustment tool.

25.3.1. Preparation

Before starting the checking and adjusting procedure, it is necessary to take notice of the following.

- For some adjustments, we make use of the service routines. If you want additional information concerning these service routines refer to chapter 26.6.4. "description of service routines".
- Unless otherwise indicated, the MAIN TB must be triggered on the channel that is selected for vertical display and the trigger path is AC coupled. The MAIN TB must function in the AUTO mode and its sweep speed must be adjusted to a good visibility of the phenomena of interest. The DEL'D TB is not used. The INTENS and FOCUS controls must be adjusted to a well-defined trace and text display.
- The various adjustment steps in this procedure must be carried out in the given sequence. Within a certain chapter (e.g. adjustment of CRT-display section), the knob settings belonging to a certain adjustment are based upon the settings done in the preceeding adjustment step.
- 25.3.2. Power supplies, supply voltages on various printed circuit boards and astigmatism.

Secondary power supply (R6318).

The output voltages can be adjusted with R6318.

This adjustment point is attainable via a hole in the right side panel of the instrument. Now proceed as follows:

- Connect a digital voltmeter to tag X31 on the motherboard. The tag carries the supply voltage + 5 Volt for the analog circuits.
- Check if the voltage is + 5 Volt exactly.
- If not readjust R6318.

Supply voltages on final Y-amplifier (R4066, R4068)

- Connect a digital voltmeter between the instrument's measuring earth and R4067.
- Adjust R4066 to a supply voltage of + 9,5 Volt.
- Connect a digital voltmeter between the instrument's measuring earth and R4065.
- Adjust R4068 to a supply voltage of + 6,3 Volt.

High voltage converter (R6601).

The two adjustment points on this unit can be adjusted via holes present in the right side panel of the instrument. During the adjustment of R6601 the -2320 Volt present at the cathode of the CRT must be monitored with a digital multimeter via a high-voltage probe. The measuring point can be reached after removal (4 screws) of the rear plate that covers the CRT-socket: the cathode is pin 2 of the CRT-socket.

ATTENTION: Be aware that after removal of the rear plate, several points can be touched that carry dangerous live voltages.

Now proceed as follows:

- Set R6622 completely anti-clockwise (maximum negative voltage level on cathode of CRT).
- Adjust R6601 to -2320 Volt (or slightly smaller if the adjustment of R6622 is not possible) present at the cathode of the CRT.
- Reinstall the rear plate again.

Astigmatism (R5797, X/Z-amplifier).

- This adjustment is done in the service routine "CRT text unit test". Proceed as follows to come into this routine: depress the channel A and B INVERT pushbuttons together, depress the vertical display mode switches A, then TRIG VIEW, then CHOP and finally ALT.
- Turn the TRACE INTENSITY off.
- Turn the READ OUT INTENSITY on (normal Intensity) and a grid with equidistantial horizontal and vertical lines is displayed.
- Adjust R5797 to maximum sharpness of all the lines of the grid. The adjustment can also be done with a number of periods of a 8 div. peak-to-peak sine-wave on the screen.
- Depress AUTO SET four times to leave the service routine.

Alternative way of astigmatism adjustment (R5797, X/Z-amplifier)

- Apply a 10 kHz sinewave to the channel A input and display approx. 3 periods of it at an amplitude of 6 div.
- Switch the bandwidth limiter on.
- Adjust R5797 so that the sharpness of the sinewave is equal across the screen at normal Intensity.
- Switch the bandwidth limiter off again.

High voltage converter (R6622).

- The now following adjustment of the CRT-cathode voltage (R6622) is based upon the fact that the CRT sensitivity is influenced by this cathode voltage.
- Apply a 10kHz sine-wave signal to the channel A input socket and display this signal on the screen.
- Adjust the sine-wave amplitude at the generator so that the R.M.S. value of the voltage measured with a digital voltmeter between pin X25 and X26 at the final Y-amplifier is exactly 212,1 mV.
- Adjust R6622 so that a vertical display of 6 div. is present on the screen.
- * READJUST THE ASTIGMATISM (R 5797) AS INDICATED ABOVE!!!

Trace rotation (R16, front panel)

Adjust the trace exactly in parallel with the horizontal graticule lines.

Potentiometer supply voltage on intermediate unit (R1164).

- Remove the metal plate that covers the compartment of the front unit: the plate is fixed with six screws. This action is not necessary in newer instruments where the top cover plate is provided with holes through which the adjustment can be done.
- Connect the digital voltmeter between the instrument's chassis and tag X1108.
- Adjust R1164 so that the voltage across X1108 is exactly 10 Volt.

DAC supply voltage on central processor unit (R1653).

- Select MTB INTENS for horizontal display.
- Select 1 /usec/div for DEL'D TB and 10 /usec/div for MAIN TB. Select the maximal delay time (100/usec).
- Connect a digital voltmeter between X9002/11 on the time base and the instrument's chassis.
- Adjust R1653 on the central processor unit to a voltmeter read-out of 10 volt.

Supply voltage on time base unit (R9623)

- Connect a digital voltmeter between the instrument's measuring earth and measuring point X33 on the time base.
- Adjust R9623 to a supply voltage read-out of 15,03 Volt.

25.3.3. Adjustment of CRT display section.

Intensity (R5696, X/Z amplifier)

- Select EXT X DEFL for horizontal display.
- Position the displayed point in the mid of the screen and adjust the FOCUS control for a well-focused display.
- Turn the TRACE INTENSITY and READ OUT INTENSITY control fully anticlockwise.
- Adjust R5696 so that the point is just invisible.

Square-wave response of Z-amplifier (C5616, C5627, X/Z-amplifier)

- Apply a sine-wave with a frequency of at least lMHz to the channel A input
- Trigger the MAIN TB on channel A.
- Select X-deflection by the MAIN TB.
- Select AUTO mode for the MAIN TB.
- Select the MAIN TB sweep time of 20 n.sec/div.
- Switch the TRACE INTENSITY on and the READ OUT INTENSITY off.
- Connect your measuring oscilloscope to tag X27 (X28) on the X/Z amplifier. Trigger the measuring scope on the sine-wave signal.
- Adjust C5616 and C5627 for a straight pulse top and a good square-wave response. Adjust the main time base sweep time of your measuring oscilloscope for a good read-out of the pulse response on X27 (X28).
- Remove the probes.

Text adjustment on final Y-amplifier (R4002, R4038, R4076, R4079, R4083, R5090/signal unit).

- Switch the TRACE and READ OUT INTENSITY on.
- Remove jumper X4013.
- Apply a 100Hz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 10 msec/div.
- Adjust R4083 so that the bottom side of the text display is not affected (does not move) by the signal display.
- Apply a 10Hz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 20 msec/div.
- Adjust R4079 so that the bottom side of the text display is not affected (does not move) by the signal display.
- Apply a lHz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 200 msec/div.
- Adjust R4076 so that the bottom side of the text display does not move.
- Apply a 0,3Hz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 500 msec/div.
- Adjust R4002 so that the bottom side of the text display does not move.
- Apply a 100Hz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 10 m.sec/div.
- Adjust R4083 so that the bottom side of the text display is not affected (does not move) by the signal display.
- Apply a 10Hz/8 div. sine-wave to the channel A input.

- Select the MAIN TB sweep time of 20 msec/div.
- Adjust R4079 so that the bottom side of the text display is not affected (does not move) by the signal display.
- Adjust R4038 so that the top side of the text display is not affected (does not move) by the signal display.
- Apply a 1Hz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 200 msec/div.
- Adjust R4076 so that the bottom side of the text dipslay does not move.
- Apply a 0,3Hz/8 div. sine-wave to the channel A input.
- Select the MAIN TB sweep time of 500 msec/div.
- Adjust R4002 so that the bottom side of the text display does not move.
- Remove the input signal.
- Select MTB for horizontal display and adjust the MAIN TB to a sweep speed of 10 ms/div.
- Select channel A and B in ALTernate mode for vertical display.
- Shift the channel A trace upon the top graticule line.
- Shift the channel B trace upon the bottom graticule line.
- Adjust R5090 on the signal unit so that the text display does not move.

25.3.4. Chopper cross talk (R4039, final Y amplifier)

- Switch channel A and B on in CHOP mode.
- Apply a 10 kHz/8div square wave to channel A.
- Shift channel B in the vertical mid of the screen and select an input sensitivity of 20mV/div.
- Trigger the MAIN TB on channel A and select a sweep speed of 20 microsec/div.
- Adjust R4039 so that the crosstalk from channel A on channel B is minimal.

25.3.5. Adjustment of balances and gain of channel A (B) on signal unit.

NOTE: In this chapter the adjustments of channel B are mentioned between brackets behind those of channel A. It is advised to perform first the channel A adjustments in this chapter.

After that the adjustments for channel B must be done.

Channel A (B) attenuator balance (R7001 R7004, adaptation unit).

- This adjustment is done in the service routine "attenuator unit test". Proceed as follows to come into this routine:
- * Depress the channel A and B INVERT pushbuttons together in order to come in the service routine.
- * Depress pushbutton A two times.
- * Depress pushbutton A(B) for adjustment of channel A(B). The change between A and B must be done via AUTO SET.

 The input sensitivity in the selected channel switches automatically between 5 and 500 mV/div.
- Adjust R7001 (R7004) so that the trace jump is minimal.
- Depress AUTO SET four times to leave the service routine

Gain adjustments channel A (B) (R4902, R4952, R4967, R5017, signal unit).

- Apply a 1kHz/2 Volt calibrated square-wave signal to the channel A (B) input.

Trigger the instrument on channel A (B).

- Adjust the MAIN TB sweep time to 500 microsec/div.
- Adjust the vertical input sensitivity to 500 mV/div.
- Adjust R4902 (R4967) to a vertical display of exactly 4 divisions.
- Increase the generator output voltage to 20 Volt.
- Adjust the vertical input sensitivity to 5 Volt/div.
- Adjust R4952 (R5017) to a vertical display of exactly 4 divisions.

Normal/Invert balances channel A (B) (R4927, R4928, R4929, R4931, R4992, R4993, R4994, R4996, signal unit).

- Switch channel A (B) on for vertical display.
- This adjustment is done in the service routine "Y-preamplifier test". Proceed as follows to come into this routine:
- * Depress the channel A and B INVERT pushbuttons together in order to come into the service routine.
- * Depress pushbutton A.
- * Depress pushbutton A + B
- * Depress pushbutton A(B) for adjustment of channel A(B). The change between A and B must be done via AUTO SET. The selected channel is switched continuously between normal and invert position.
- Adjust the channel A (B) input sensitivity to 500mV/div.
- Adjust R4927 (R4992) for minimal trace jump.
- Adjust the channel A (B) input sensitivity to 1V/div.
- Adjust R4928 (R4993) for minimal trace jump.
- Adjust the channel A (B) input sensitivity to 2V/div.
- Adjust R4929 (R4994) for minimal trace jump.
- Adjust the channel A (B) input sensitivity to 5V/div.
- Adjust R4931 (R4996) for minimal trace jump.
- Depress AUTO SET three times to leave the service routine.

Auto Set position channel A (B) (R5046, R5081 signal unit).

- Put the channel A and B position controls in their fully (anti) clockwise positions.
- Disconnect all input signals.
- Depress AUTO SET.
- Position channel A 0,2 div above the vertical mid of the screen with R5046.
- Position channel B 0,2 div under the vertical mid of the screen with R5081.
- 25.3.6. Adjustment of low-frequency square-wave response of vertical attenuator unit of channel A (R6854, R6850, C6817, C6802).
 - NOTE: In this chapter the adjustments of channel B are mentioned between brackets behind those of channel A. It is advised to perform first the channel A adjustments. After that the adjustments for channel B must be done.
 - Adjust the channel A (B) input sensitivity to 5 mV/div.
 - Apply a calibrated square-wave signal of 1kHz/20 mV to the channel A (B) input.
 - Adjust R6850A (B) for a straight pulse top.
 - Adjust the channel A (B) input sensitivity to 2 mV/div.
 - Apply a calibrated square-wave signal 1kHz/10 mV to the channel A (B) input.
 - Adjust R6854A (B) for a straight pulse top.

- Adjust the channel A (B) input sensitivity to 50 mV/div.
- Apply a calibrated square-wave signal of 1kHz/200 mV to the channel A (B) input.
- Adjust C6817A (B) for a straight pulse top.
- Adjust the channel A (B) input sensitivity to 500 mV/div.
- Apply a calibrated square-wave signal of 1kHz/2 Volt to the channel A (B) input.
- Adjust C6802A (B) for a straight pulse top.
- 25.3.7. Adjustment of time-base and final X-amplifier.

IMPORTANT: In order to minimise temperature effects, it is recommended for the time base and X-ampl. adjustments to position the instrument flat in the normal working position on your bench.

Final X-amplifier MAGN ON/OFF balance (R5720).

- Select MTB for X-deflection and AUTO mode.
- Apply a 1 msec time marker signal. MAIN TB sweep speed 200 microsec/div.
- Adjust the second time marker to the horizontal mid of the screen.
- Switch the TB MAGN off and check that the second time marker shows a minimal shift. If this is not obtained, readjust R5720 a little.

Main time base sweep times (R9536, R9531, R9703, C9117).

- Put the MAIN TB continuous control in the CAL position.
- Select MTB for horizontal deflection and AUTO mode.
- Select a MAIN TB sweep time of 10 microsec/div.
- Apply a 10 microsec. time marker pulse to input A. Select channel A for vertical display.
- Trigger the MAIN TB on channel A (AC-coupled).
- The function TB MAGN must be off.
- Adjust R9536 and the control X POS so that the 3rd and 9th marker pulse coincide exactly with the 3rd and 9th graticule line.
- Switch function TB MAGN on.
- Apply a 1 microsec. time marker pulse to input A.
- Adjust R9531 and control X POS so that the 3rd and 9th marker pulse coincide exactly with the 3rd and 9th graticule line. This must be valid over the total X-deflection range.
- Switch the function TB MAGN off.
- Apply 1 m.sec time marker pulse to input A.
- Select a MAIN TB sweep time of 1 m.sec/div.
- Adjust R9703 and the control X POS so that the 3rd and 9th time marker pulse coincide exactly with the 3rd and 9th graticule line.
- Apply a 100 n.sec time marker pulse to input A.
- Select a MAIN TB sweep time of 100 n.sec.

- Adjust C9117 and the control X POS so that the 3rd and 9th marker pulse coincide exactly with the 3rd and 9th graticule line.

Note: the trimming potentiometers R9702 and R9704 need no adjustment.

Final X-amplifier linearity (C5702, C5713).

- Switch the function TB MAGN on.
- Select a MAIN TB sweep time of 2 n.sec/div.
- Adjust X POS so that the centre of the magnified sweep is in the centre of the screen.
- Apply a 2 n.sec time marker pulse to channel A.
- Check the linearity: the marker pulse in the horizontal mid of the screen must not deviate more than 0,18 div. if the marker at the begin deviates not more than 0.1 div and the marker at the end deviates not more than 0,25 div. If this is not obtained it may be corrected by readjusting C5702 and C5713 to a somewhat higher capacitance value. Both trimming capacitors must be increased with the same amount (must be turned over the same angle).

Delayed time base sweep times and X-deflection gain (R9847, R9803, C9216, R9541).

- Select DTB and MTB INTENS for horizontal display.
- Select function STARTS DTB.
- Put the DEL'D TB continuous control in the CAL position.
- Adjust the DELAY time to minimal: turn the control anti-clockwise until the value in the LCD does not change any longer.
- Select a MAIN TB sweep speed of 20 microsec/div.

- Select a DEL'D TB sweep speed of 10 microsec/div.
- Apply a 10 microsec time marker signal.
- Separate the MAIN TB and DEL'D TB displays with the TRACE SEP control so that they don't cover each other.
- Adjust R9847 and control X POS so that the 3rd and 9th marker pulse of the DEL'D TB display (bottom of screen) coincide exactly with the 3rd and 9th graticule line.
- Select a MAIN TB sweep speed of 2 m.sec/div.
- Select a DEL'D TB sweep speed of 1 m.sec/div.
- Apply a 1 m.sec time marker signal to input A.
- Adjust R9803 and control X POS so that the 3rd and 9th marker pulse of the DEL'D TB display coincide exactly with the 3rd and 9th graticule line.
- Select a MAIN TB sweep speed of 200 n.sec/div.
- Select a DEL'D TB sweep speed of 100 n.sec/div.
- Apply a 100 n.sec time marker signal to input A.
- Adjust C9216 and control X POS so that the 3rd and 9th marker pulse of the DEL'D TB display coincide exactly with the 3rd and 9th graticule line.

Note: the trimming potentiometers R9802 and R9804 need no adjustment.

- Switch function TB MAGN off.
- Select MTB for horizontal display.
- Select a MAIN TB sweep speed of 20 microsec/div.
- Select channel A for vertical display.
- Select a channel A input sensitivity of 20 mV/div.
- Select channel A and AC-coupling for MAIN TB triggering.
- Apply a 10 kHz/120 mV calibrated sine-wave to channel A.
- Switch channel B on and channel A off.
- Select EXT X DEFL for horizontal display.
- Adjust R9541 for a horizontal deflection of 6 div.

DTB trace position adjustment (R9205/time base)

- Disconnect the input signal.
- Select MTB INTENTS and DTB for horizontal display.
- Adjust the DEL'D TB to a sweep speed of 10 us/div.
- Adjust the MAIN TB to a sweep speed of 10 us/div.
- Put the TRACE SEP control in its anti-clockwise position.
- Adjust R9205 to equal starting points of MTB INTENTS and DTB traces.

Delayed time base delay and delta T adjustments (R9348, R9347, R9346, R9344).

- Switch the READ OUT INTENSITY and the TRACE INTENSITY on.
- The now following adjustments must be done in the service routine "time base test". Proceed as follows to come into this routine:
- * Depress the channel A and B INVERT pushbuttons together.
- * Depress pushbutton A.
- * Depress pushbutton B.
- Switch the READ OUT INTENSITY off.
- Apply a 10us time marker signal to channel A.
- Depress vertical display pushbutton TRIG VIEW.
- Select a MAIN TB sweep speed of 10 microsec/div.
- Select a DEL'D TB sweep speed of 1 microsec/div.
- Adjust the control X POS so that the MAIN TB display starts exactly at the first vertical graticule line.
- Adjust R9348 so that the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and that the intensified part on the MAIN TB display starts after a delay of 2 div.
- Depress vertical display pushbutton A.
- Adjust R9347 so that the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and that the intensified part on the MAIN TB display starts after a delay of 8 div.
- Repeat the adjustments of R9348 (TRIG VIEW depressed) and R9347 (A depressed) a couple of times since they are interdependent.
- Depress vertical display pushbutton A+B.
- Adjust R9346 so that the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and that the intensified part on the MAIN TB display starts after a delay of 2 div. (Delay is 2 div; delta T is 0 div.)
- Depress vertical display pushbutton B.
- Adjust R9344 so that the first marker pulse of the DEL'D TB display coincides with the first vertical graticule line and that the 2nd intensified part on the MAIN TB display starts after a delay of 8 div. (Delay is 2 div.; delta T is 6 div.)
- Repeat the adjustments of R9346 (A+B depressed) and R9344 (B depressed) a couple of times since they are interdependent.
- Depress AUTO SET three times.

25.3.8. Adjustment of TRACE SEP balance on final Y amplifier (R4007)

- Select channel A for vertical display.
- Select "O" input coupling and an input sensitivity of 5 Volt/div for channel A.
- Select MTB INTENS and DTB for horizontal display.
- Select AUTO mode for MAIN TB.
- Adjust a MAIN TB sweep speed of 10 microsec/div.
- Adjust a DEL'D TB sweep speed of 1 microsec/div.
- Adjust a delay time of 050,00 microsec.
- Turn the TRACE SEP control fully clockwise.
- Adjust R 4007 so that the MAIN TB and DEL'D TB displays cover each other.

25.3.9. DEL'D TB start adjustment (C9387)

- Select channel A for vertical display and MAIN TB trigger source.
- Apply time marker pulses with a repetition rate of 200ns.
- Select ALT TB mode.

- Adjust X POS so that the MAIN TB display starts at the first vertical line of the graticule (in the MAIN TB sweep speed position of lms/div.)
- Select a MAIN TB sweep speed of 50ns/div.
- Select a DEL'D TB sweep speed of 20ns/div.
- Select TRIGered mode for MAIN TB.
- Turn the MAIN TB LEVEL control fully anti-clockwise. After this turn it slowly clockwise until the instrument is just triggered.
- Adjust the delay time in the LCD to 175 n.sec. (allowed deviation +or-12 nsec).
- Adjust C9387 so that on the DEL'D TB display the beginning of the rising edge of the time marker pulse coincides with the 2nd vertical graticule line.
- Adjust the delay time so that the beginning of the rising edge on the DEL.D TB display coincides with the 9th vertical graticule line
- Check if the delay time in the LCD has a value of 35nsec (+or-6 nsec).
- 25.3.10. Cursor adjustment (R5784, R5791, R5779, R5781, R5758, R5762, R5773, R4070).
 - Switch the READ OUT INTENSITY on and the TRACE INTENSITIY off.
 - The now following adjustments must be done in the service routine "final X/Z-amplifier test". Proceed as follows to come into this routine: depress the channel A and B INVERT pushbuttons together, then depress vertical display mode switch A, then ALT and then TRIG VIEW.
 - Adjust R5779 so that both cursor lines are inside the screen area.
 - Adjust R5773 so that both cursor lines cover each other.
 - Depress vertical display mode pushbutton A.
 - Adjust R5779 so that the left-hand cursor covers the graticule line in the mid of the screen.
 - Adjust R5784 so that right-hand cursor covers the last right-hand graticule line. If necessary repeat the previous and this step.
 - Depress vertical display mode pushbutton A+B.
 - check if the cursor lines cover exactly the last left-hand graticule line and the last right-hand graticule line.

 Readjust R5779 and R5784 if required.
 - -Depress vertical display mode pushbutton B.
 - -Adjust R5781 so that the upper cursor covers the graticule line in the vertical mid of the screen.
 - Adjust R5791 so that the lower cursor covers the last graticule line in the bottom of the screen. If necessary repeat the previous and this step.
 - Install jumper X4013 again on the final Y-amplifier.
 - Adjust R4070 on the final Y-amplifier so that the upper cursor covers the graticule line in the vertical mid of the screen.
 - Depress vertical display mode pushbutton ALT.
 - Check if the cursor lines cover the last graticule line in the top and the bottom of the screen. If necessary readjust R5791.
 - Depress vertical display mode pushbutton CHOP.
 - Adjust R5758 and R5762 so that the illuminated area lies symmetrically inside the graticule.
 - Adjust R5709 so that the start of the first line of text (left top corner) coincides exactly with the other lines of text.

25.3.11. Square-wave response of final Y-amplifier (R4041, R4050, C4019, R4047, R4048, L4006, L4007, C5020/C5210/signal unit).

TMPORTANT:

In this part of the adjusting procedure the square-wave response of the instrument must be adjusted to minimal pulse distortion (aberrations) at maximal rise-time and bandwidth. Before starting the adjustment it is important to be aware of the

following:

- The aberrations specification is only valid if the rise-time of the input pulse is 1 nsec.

As a rule, the pulse aberrations displayed on the CRT screen will increase if the rise-time of the input pulse is faster than 1 nsec. Consult the specification of the generator that you use and if necessary measure its rise-time. Only if the generator's rise-time

is close to 1 nsec it may be used for checking oscilloscope's pulse

aberrations specification.

- The adjustments are done via channel A. If the square-wave adjustments via channel A are completed, channel B must be checked. The adjustments via A are located on the final Y amplifier and thus also influencing the channel B performance. To compensate for this, channel B has one additional adjustment point C5020 on the signal unit. However, in some cases it is necessary to average between the response of channel A and B. The response of the TRIG VIEW channel can be adjusted with C5210 on the signal unit. In series with C5020 in channel B there is a resistor R5020 with a factory-selected value. Selection is done for obtaining equal pulse response in the vertical channels. During this adjustment procedure it is not necessary to change the value of R5020; this can only be necessary after replacement of one of the film circuits N4903 or N4967.
- The fast-rise output of the square-wave generator recommended in chapter 25.2./3 is able to deliver 1 Volt amplitude into 50 0hm input impedance of the oscilloscope: this results in 5 div. signal in the 200 mV/div position of the attenuator. The adjustments are done in 200 mV/div. Afterwards it must be checked if the pulse aberration specification of + and 5% can be obtained in 20 mV/div. For this the generator's output signal must be attenuated with an external 10:1 attenuator. The use of the amplitude control on the generator is not recommended since the aberrations in the output signal increase if this control is moved out of its max. position. Bear also in mind that the aberrations in the generator's output signal must be added to the aberrations of the oscilloscope if you judge the result on the CRT-screen.

Now proceed as follows:

- Adjust channel A to an input sensitivity of 200 mV/div.

- Select DC and 50 Ohm (generator termination) input coupling for channel A.
- Apply a 100 kHz/6 div. square-wave signal with a rise-time of 1 nsec. to the channel A input.
- Adjust the MAIN TB sweep speed to 2 us/div.
- Adjust the square-wave response with R4041

- Apply a 1 MHz/6 div. square-wave signal with a rise-time of 1 nsecto the channel A input.
- Adjust the MAIN TB sweep speed to 20 ns/div.
- Adjust the square-wave response with R4050 and C4019 and the coils L4006 and L4007.
- Adjust the rise-time of the signal slope with R4047 and R4048.
- Now apply the generator signal to channel B (200 mV/div and selected as trigger source). Input switched to 50 0hm and DC coupling.
- Try to optimise the square-wave response via channel B with C5020 on the signal unit. Do the same with C5210 for TRIG VIEW via the EXTernal trigger input. Adjust C5020 and C5210 so that the pulse responses of channel A, B and TRIG VIEW are as equal as possible.
- Check that the pulse aberrations via channel A and B in 20 mV/div do not exceed + and 5%.
 - The generator's output signal must be attenuated with an external 10:1 attenuator piece.
- Now the bandwidth of channel A (B) must be checked with a constant amplitude sine-wave generator.
- Apply a 50kHz/6 div. sine-wave signal from the constant amplitude generator to the channel A (B) input. The 6 divisions signal amplitude function as a reference.
- Check if the amplitude displayed on the screen does not become smaller than 4,3 div. over the frequency range from 50kHz up to 200 MHz. Check also that there are no dips in the frequency reponse.
- 25.3.12. Adjustment of gain, square-wave responses and balances of MAIN TB triggering on signal unit and MTB/DTB trigger input.

Trigger filter gain (R5191, R5192, R5169, R5216, C5210, signal unit)

- Apply a 2kHz/6 div. square wave signal to the channel A input (DC coupled). Input sensitivity: 200mV/div.
- Adjust the MAIN TB to a sweep speed of 200 us/div.

- Select channel A and TRIG VIEW for vertical display.
- Select DC for the MAIN TB triggering.
- Adjust the MAIN TB LEVEL control to a triggered display. Triggering on channel A.
- Adjust R5169 so that the shape of the square-wave displayed via TRIG VIEW is equal to the channel A display.
- Adjust R5216 so that the amplitude of the square-wave displayed via TRIG VIEW is equal to the channel A display.
- Increase the frequency of the square-wave signal applied to channel A to 1 MHz (rise-time < 1 ns).
- Adjust the MAIN TB to a sweep speed of 20 ns/div.
- Adjust R5191 so that the shape of the square-wave displayed via TRIG VIEW is equal to the channel A display.
- Adjust the MAIN TB to a sweep speed of 10 ns/div.
- Adjust R5192 and C5210 so that the shape of the square-wave displayed via TRIG VIEW is equal to the channel A display.

Trigger view gain via external input (R5127, signal unit).

- Select EXT as MAIN TB trigger source together with DC-coupling.
- Switch the BW LIMIT function on.
- Apply a 2 kHz/0,5 Volt calibrated square-wave signal to the MTB TRIG or X DEFL input.
- Adjust the MAIN TB sweep speed to 200 microsec/div.
- Adjust the signal amplitude to 5 div. with R5127.

LF-square-wave response MTB/DTB trigger input (R4751, R4753).

- Adjust the square-wave response to minimal overshoot with R4751.
- Increase the generator output voltage from 0,5 to 5 Volt.
- Select EXT:10 as MAIN TB trigger source.
- Adjust the square-wave response to minimal overshoot with R4753.

MTB trigger filter offset (R5144, signal unit).

- Adjust the channel B input sensitivity to 20mV/div.
- Apply a 1 kHz/0,1 Volt square-wave signal to the channel B input.
- Select AC input coupling for channel B.
- Switch BW LIMIT on.
- Select TRIG VIEW for vertical deflection.
- Select B as MAIN TB trigger source.
- Select TRIG mode (adjust MAIN TB LEVEL) for the MAIN TB and a sweep time of 200 microsec/div.
- Adjust R5144 to minimal trace jump when switching between AC and DC trigger coupling.

MTB AUTO peak-peak sensitivity (R5197, signal unit).

- Depress input coupling pushbutton "0" of channel B.
- Select AUTO mode for the MAIN TB.
- Select DC trigger coupling for the MAIN TB.
- Adjust R5197 so that the trace does not move when operating the MAIN TB LEVEL control between its extreme positions.

MAIN TB SLOPE, trigger gap and AUTO SET (R5208, R5201, R5079 signal unit).

- Select channel A for vertical display.

- Apply a 2 kHz/6 div. sine-wave signal to the channel A input (DC-coupled).
- Trigger the MAIN TB on channel A. Filter section must be DC-coupled.
- Depress AUTO of the MAIN TB mode selector.
- Put the MAIN TB LEVEL control exactly in its mid position.
- Operate the SLOPE switch continuously and adjust R5208 to a vertical distance of 0,2 div. between the start of the positive and negative slope.
- Decrease the signal amplitude to 2 div.
- Operate the SLOPE switch continuously and adjust R5201 to the situation that the trigger points of the positive and negative slope are symmetrical around the vertical mid of the screen.
- Repeat the adjustment of R5201 also with a signal amplitude of 0,8 div.
- Decrease the signal amplitude to 0,4 div.
- Operate the SLOPE switch continuously and readjust R5208 and R5201 so that the signal stays triggered.
- Depress AUTO SET.
- Readjust -if necessary- the MAIN TB sweep speed and channel A Y AMPL to a well-visible waveform on the screen.
- Depress pushbutton TRIG of the MAIN TB mode selector.
- Adjust R5079 to a starting point of the signal at 1,2 div. above the vertical mid of the screen.

Trigger view balance (R5041, signal unit).

- Select "0" input coupling for channel B.
- Select TRIG VIEW for vertical deflection.
- Position the trace in the vertical mid of screen by means of R5041.
- 25.3.13. Adjustment of gain, square-wave responses and balances of DEL'D TB triggering on signal unit and MTB/DTB trigger input.

Y-out filter gain (R5276, R5304, R5269)

- Connect the Y-output signal to the channel B input socket.
- Adjust channel B to an input sensitivity of 10mV/div. and 50 0hm input impedance.
- Select channel A and B for vertical display.
- Depress pushbutton AUTO of the MAIN TB mode selector.
- Trigger the DEL'D TB on channel A with AC-coupled filter.
- Adjust the MAIN TB to a sweep of 100us/div.
- Trigger the MAIN TB on channel A with AC-coupled filter.
- Apply a 2 kHz/6 div. square-wave signal to the channel A input (DC-coupled).
- Adjust R5269 so that the shape of the square-wave displayed via channel B is equal to the channel A display.
- Adjust R5304 so that the amplitude of the square-wave displayed via channel B is equal to the channel A display.
- Increase the frequency of the square-wave signal applied to channel A to 1 MHz (rise-time < lns).
- Adjust the MAIN TB to a sweep speed of 20 ns/div.
- Adjust R5276 so that the shape of the square-wave (pulse top) displayed via channel B is equal to the channel A display.

- Connect the Y-output signal to the channel A input socket.
- Adjust channel A to an input sensitivity of 10 mV/div. and 50 0hm input impedance.
- Select channel A for vertical display.
- Apply a 2 kHz/500 mV square-wave signal to the EXTernal trigger input of the DEL'D TB.
- Select the EXTernal trigger input as DEL'D TB trigger source.
- Adjust the MAIN TB to a sweep speed of 200 us/div.
- Adjust R5227 so that 5 div. of amplitude are displayed.

LF-square-wave response MTB/DTB trigger unit (R4851, R4853)

- Adjust the square-wave response to minimal overshoot with R4851.
- Increase the generator output voltage from 0,5 to 5 Volt.
- Select EXT:10 as DEL'D TB trigger source.
- Adjust the square-wave response to minimal overshoot with R4853.

DTB trigger filter offset (R5244, signal unit).

- Adjust the channel B input sensitivity to 20mV/div.
- Apply a 1 kHz/0,1 Volt square-wave signal to the channel B input.
- Select AC input coupling for channel B and switch the 50 0hm off.
- Switch BW LIMIT on.
- Select B as DEL'D TB trigger source.
- Select TRIG mode (adjust MAIN TB LEVEL) for the MAIN TB and a sweep time of 200 microsec/div.
- Adjust R5244 to minimal trace jump when switching between AC and DC trigger coupling of the DEL'D TB triggering.

DEL'D TB SLOPE and trigger gap (R5292, R5296 signal unit).

- Put the DEL'D TB LEVEL control in its mid position: check that the voltage tag X5363 is +5 Volt.
- Select AUTO mode for the MAIN TB (sweep speed 200 us/div).
- Select channel B for vertical deflection (channel A off).
- Select input coupling mode "0" for channel B.
- Position the channel B trace in the vertical mid of the screen.
- Select input coupling mode "DC" for channel B and apply a 1 kHz/6 div. sine-wave signal to the channel B input.
- Connect the Y output signal to the channel A input (10 mV/div).
- Select channel A for vertical display. Switch channel B off.
- Select the channel A DC and 50 Ohm input coupling.
- Switch the BW LIMIT function on.
- Select MAIN TB triggering on channel A (DC coupled).
- Select TRIG DTB and select DEL'D TB triggering via channel B (DC-coupled).
- Operate the DEL'D TB SLOPE switch constantly and adjust the starting point of the trace symmetrically around the screen mid with R5292.
- Operate the MAIN TB SLOPE switch constantly and adjust R5296 so that the vertical distance between the start of the signal at positive and negative SLOPE is + or 0,3 div.

LEVEL compensation adjustment Y-out (R5310, signal unit).

- Adjust R5310 for minimal trace jump when operating the DEL'D TB LEVEL control.

LEVEL offset adjustment Y-out (R5311, signal unit).

- Select channel B for vertical display. Switch channel A off.
- Select "O" input coupling for channel B and position the channel B trace in the vertical mid of the screen.
- connect the Y-output signal to channel B.
- Select DC and 50 Ohm input coupling for channel B.
- Select TRIG DTB and select DEL'D TB triggering via channel A (DC coupled).
- Select "0" input coupling for channel A.
- Position the trace in the vertical mid of the screen with R5311.

25.3.14. Calibration voltage adjustment (R7321, mother board)

Check that the amplitude of the calibration signal lies between 0 Volt and +0.8 Volt (+/-1%). This results in a read-out of 400 mV on a digital AC-millivoltmeter (duty-cycle of cal. voltage is 50%). If not, readjust R7321.

CONTENTS

26.	CORRECTIVE MAINTENANCE.	26-1
26.1.	Replacements.	26-1
26.1.1.	Standard parts.	26-1
26.1.2.	Special parts.	26-1
26.1.3.	Transistors and integrated circuits.	26-1
26.1.4.	Static sensitive components.	26-1
26.1.5.	Handling MOS-devices.	26-6
26.1.6.	Replacing knobs.	26-7
26.1.7.	Removing printed circuit boards, mounting plates	
	and the CRT.	26-7
26.2.	Soldering techniques.	26-23
26.3.	Special tools.	26-26
26.4.	Recalibration after repair.	26-26
26.5.	Instrument repacking.	26-27
26.6.	Trouble shooting.	26-27
26.6.1.	Introduction.	26-27
26.6.2.	Trouble shooting techniques.	26-27
26.6.3.	Trouble shooting of the power supplies.	26-28
26.6.4.	Explanation of the service routines.	26-29

FIGURES

26.1.	Exploded view of front unit.	26-4
26.2.	Measuring the front unit and power supplies under worki	ing
	conditions.	26-8
26.3.	Dimensional drawing of tool for slotted nut.	26-9
26.4.	Exploded view of vertical attenuator unit.	26 - 15
26.5.	Dimensional drawing of tool for BNC input sockets.	26-17
26.6.	Exploded view of CRT and belonging mechanical parts.	26-19
26.7.	Arrangement of working area for S.M.D. exchange.	26-24
26.8.	Trimming tool kit.	26-26
26.9.	LCD with all elements activated.	26-33

26. CORRECTIVE MAINTENANCE

26.1 REPLACEMENTS

WARNING: When the EHT cable to the post acceleration anode is disconnected, the cable must be discharged by shortening the terminal to the instrument's earth.

26.1.1. Standard parts

Electrical and mechanical replacement parts can be obtained through your local Philips organisation or representative. However, many of the standard electronic components can be obtained from other local suppliers. Before purchasing or ordering replacement parts, check the parts list for value, tolerance, rating and description.

NOTE: Physical size and shape of a component may affect the instrument's performance, particularly at high frequencies.

Always use direct-replacement components, unless it is known that a substitute will not degrade the instrument's performance.

26.1.2. Special parts

In addition to the standard electronic components, some special components are used:

- Components, manufactured or selected by Philips to meet specific performance requirements.
- Components which are important for the safety of the instrument.

ATTENTION: Both type of components may only be replaced by components obtained through your local Philips organisation of representative.

26.1.3. Transistors and Integrated Circuits

- Return transistors and I.C.'s to their original positions, if removed during routine maintenance.
- Do not renew or switch semi-conductor devices unnecessary, as it may affect the calibration of the instrument.
- Any replacement component should be of the original type or a direct replacement. Bend the leads to fit the socket or pcb-holes and cut the leads to the same lenght as on the component being renewed.
- When a device has been renewed, check the operation of the part of the instrument, that may be affected.
- When re-installing power-supply transistors, use silicon grease to increase the heat-transfer capabilities.

WARNING: Handle silicon grease with care. Avoid contact with the eyes. Wash hands thoroughly after use.

26.1.4. Static sensitive components

This instrument contains electrical components that are susceptible to damage from static discharge. Servicing static-sensitive assemblies or components should be performed only at a static-free work station by qualified service personnel.




Fig.26.1.Exploded view of front unit.

26.1.5. <u>Handling MOS devices</u>

Through all our MOS integrated circuits incorporate protection against electostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

CAUTION: Testing or handling and mounting call for special attention to personal safety. Personnel handling MOS devices should normally be connected to ground via a resistor.

26.1.5.1 Storage and transport

Store and transport the circuits in their original packing.
Alternatively, use may be made of a conductive material or a special IC carrier that either short-circuits all leads or insulates them from external contact.

26.1.5.2 Testing or handling

Work on a conductive surface (e.g. metal table top) when testing the circuits or transfering them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord to a chain. Connect all testing and handling equipment to the same surface. Signals should not be applied to the same surface. Signals should not be applied to the inputs while the device power supply is off. All unused input leads should be connected either to the supply voltage or to ground.

26.1.5.3 Mounting

Mount MOS integrated circuits on printed circuit boards after all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printed-circuit board, the person mounting the circuits should touch the board before bringing the MOS circuits into contact with it.

26.1.5.4 Soldering

Soldering iron tips, including those of low voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

26.1.5.5 Static charges

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted, the proper handling precautions should still be observed. Until the sub-assemblies are inserted into the complete system in which the proper voltages are supplied, the board is not more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape is put on the circuit board terminals.

26.1.5.6 Transient voltages

To prevent permanent damage due to transfer voltages, do not insert or remove MOS devices, or printed circuit boards with MOS devices, from test sockets or systems with power on.

26.1.5.7 Voltage surges

Beware of voltage surges due to switching electrical equipment ON or OFF, relays and d.c. lines.

26.1.6. Replacing knobs

NOTE: fig.26.1. shows the exploded view of the front unit. The numbers mentioned between brackets in this text refer to the itemnumbers given in the exploded view.

- take off the knob covers (3,5). When reinstalling knob covers with a dashed line take care that the dashed line is in its correct position.
- the internal fixation screw in the small knobs (4) can be slackened with a screwdriver: after this the knob can be taken off.
- the bigger knobs (2) have an internal fixation nut that can be slackened with a pair of pliers: after this the knob can be taken off.

26.1.7. Removing the printed circuit boards and their mountig plates and the $\overline{\text{CRT}}$.

NOTE: during installation, work in reversed sequence.

26.1.7.1 Printed circuit boards of the front unit and text plate.


Fig.26.1. shows the exploded view of the front unit. The numbers mentioned between brackets in this text refer to the itemnumbers given in the exploded view.

Front unit

- Remove the six screws in the top cover plate of the unit. The removal of this top cover plate is necessary to reach the flatcables that are plugged on to the unit.
- Remove the two screws that fix the front unit to the bottom side of the front profile.
- Unplug the flatcables at the central processor unit, CRT text unit and the IEEE-unit.
- Unplug a coaxial cable from the text unit.
- Now the unit can be slided out of the front profile of the instrument.

IMPORTANT: after the above actions, the front unit can be connected again in order to measure it under wording conditions. The best way to do this (see fig.26.2. part 1) is to put the instrument on its left side panel and to put the front unit in its normal position close to the instrument: now the flatcables and the coaxial cable are just long enough to reach their connectors at the front unit.

- IEEE unit (unit A271, Optional)
 Take the front unit out of the instrument
- Unplug the flatcable coming from the intermediate unit
- Remove 2 screws (26) and 2 hexagonal spacers (bottom side).
- The IEEE unit can now be separated from the CRT text unit. This must be done very carefully in order to prevent that the interconnecting contact pins are bent. Also the installation of the unit must be done very carefully.






Fig. 26.2. Measuring the front unit and power supplies under working conditions.

NOTE: after this action the component side of the CRT text unit is visible.

CRT text unit (unit A281)

- Take the frontunit out of the instrument.
- Remove the IEEE unit.
- Remove four hexagonal spacers (27).
- The CRT text unit can now be separated from the central processor unit. This must be done very carefully in order to prevent that the interconnecting contact pins are bent. Also the installation of the unit must be done very carefully.

NOTE: after this action the component side of the central processor unit is visible.

Central processor unit (unit A 1085)

- Take the front unit out of the instrument.
- Remove the IEEE unit.
- Remove the CRT unit.
- Remove four hexagonal spacers (30).
- The central processor unit can now be separated from the intermediate unit. This must be done very carefully in order to prevent that the interconnecting contact pins are bent. Also the installation of the unit must be done very carefully.

Text plate

- Remove the front unit.
- Take off the knob covers (3,5). When reinstalling knob covers with dashed line take care that the dashed line is in its correct position!
- The internal fixation screw in the small knobs (4) can be slackened with a screwdriver: after this the knob can be taken off.
- The bigger knobs (2) have and internal fixation nut that can be slackened with a pair of pliers: after this the knob can be taken off.
- The text plate (7) can be removed after having removed six slotted nuts (6) behind the knobs Ch.A position, level MTB, level DTB, var Ch.A, var MTB and var DTB. For this job a special tool is available under service code number 5322 395 54024. For those who want to make this tool in a local workshop, a dimensional drawing is given in fig. 26.3.




Fig. 26.3. Dimensional drawing of tool for slotted nut.

LCD unit (unit A 1011)

- Take front unit out of instrument.
- Remove text plate and knobs.
- The LCD-unit can be separated from the front unit after having removed three nuts (13) under the controls Ch.A Y-ampl., DEL'D TB and MAIN TB. This must be done very carefully in order to prevent that the interconnecting contact pins are bent. Also the installation of the unit must be done very carefully.

Removal of an LCD:

- Slide the plastic plate (15) off at the rear side of the p.c.b.(14).
- Now the transparant box (9) can be separated from the p.c.b.
 This box contains two contact rubbers (12), a plastic spacer (11)
 and the LC-display (10). The rubbers and the LCD must be handled
 very carefully and must be kept away from dirt (such as grease) in
 order to assure good contact capabilities.

NOTE: after the removal of the LCD-unit, the component side of the intermediate unit is visible.

Switch unit (unit A 1031)

- Remove the knobs and text plate.
- Remove six hexagonal spacers (8) that are present around the shafts of the potentiometers Ch.A pos, level MTB, level DTB, var. Ch. A, var MTB and var DTB.
- Now the switch unit (17) together with the LCD unit (14) can be removed. The LCD-unit can be separated from the switch unit after having removed three nuts (13) that are present around the shafts of the controls Ch. A Y ampl., DEL'D TB and MAIN TB.

NOTE: the pushbutton switches (1) with incorporated LED must be replaced as a complete unit.

removal of an impulse switch (19) and infra-red LED (18):

- Remove the LCD-unit (see description above).
- Remove the hexagonal (spacer) nut (16) that fixes the impulse switch unit to the p.c.b.
- Now the impulse switch unit can be taken backwards out of the unit.
- Now the two infra-red LED's (18) of the switch can be reached for replacement.

NOTE: when reinstalling a new infra-red LED, take care of the correct position of this device compared with the impulse switch unit. For this it is advised first to mount the LED without soldering it. Then the impulse switch must be installed. Now check that the LED fits correctly in the impulse switch and solder it.

Intermediate unit (unit A 1061)

- Remove the knobs and text plate.
- Remove the switch unit (together with LCD unit).
- Remove four screws (24) and the unit can be separated from the central processor unit.
- Potentiometers (23) can be interchanged after removal of its hexagonal (spacer) nut (20). After installation of a new potentiometer it is advised first to fix it with the nut. After this its pins must be soldered to the unit: this assures correct positioning.

NOTE: when reinstalling a new photo-sensitive transistor (22), take care of the correct position of this device compared with the impulse switch unit on the switch unit. Therefore it is advised to solder the photo-transistor to the p.c.b. after having checked its position compared with the impulse switch unit. For this it is necessary to fix the intermediate unit and the switch unit together.

26.1.7.2 Time base unit (unit A201)

- Unplug all the coaxial cables.
- Remove the small p.c.b. from time base unit and also the underlaying spacer. When reinstalling the small p.c.b., take care that its contact pins fit correctly in the connectors at the time base unit so that these pins are not bent.
- Remove the fixation screws of the unit.
- Slide the unit sidewards out of the connectors at the motherboard.

26.1.7.3 X/Z amplifier (unit A 2116)

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode. In particular be very careful with the side connections of the CRT. If these pins are bent the CRT is likely to develop a loss of vacuum.

- Unplug very carefully the two output wires from the X/Z amplifier. These wires have small connectors that fit on the side connection pins of the CRT.- Unplug the coaxial cables.
- Remove the six screws that mount the unit to its mounting plate.
- Slide the p.c.b. carefully out of its connector on the motherboard.
- Unplug the multipole connector that comes from the CRT-socket.

NOTE: the mounting plate of this p.c.b. can be removed after having removed the two screws that fix it to the instrument's rear panel.

26.1.7.4 Final Y amplifier (unit A1716)

- Unscrew the earth and signal clamps of the delay line cable.
- Unplug a coaxial cable.
- Unplug the flatcable coming from the motherboard.
- Remove the three nuts that attach the film circuits of the p.c.b. to the underlaying mounting plate.
- Remove the X/Z amplifier together with its mounting plate (see chapter 26.1.7.3).

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode. In particular be very careful with the side connections of the of the CRT. If these pins are bent the CRT is likely to develop a loss of vacuum.

- Unplug very carefully the four output wires from the final Y amplifier. These wires have small connectors that fit on the side connection pins of the CRT.
- Remove the two remaining screws that attach the p.c.b. to its mounting plate.

NOTE: the mounting plate for this p.c.b. can be separated from the chassis after having removed its four mounting screws.

26.1.7.5 Signal unit (unit A1511)

- Remove all the coaxial cables from their sockets.
- Unscrew the earth and signal clamps of the delay line cable.
- Remove the screws that fix the p.c.b. to the instrument's chassis.
- Lift the p.c.b. upwards from the instrument. This is necessary because the unit has contact pins that fit into a connector at the mother board. In order to protect these contact pins, the mother board is equipped with guidance pins.

26.1.7.6 CRT control unit (unit A222)

- Unplug a connector with flat-cable.
- Unplug a three-pole connector.
- The complete unit can be taken out of instrument after having removed two screws in the front-profile of instrument.

For exchange of a potentiometer proceed as follows:

- Remove the four nuts that attach the potentiometer to the bracket.
- Separate bracket from p.c.b. by removing 2 screws.
- Solder potentiometer out of p.c.b.
- Put the new potentiometer in the p.c.b. (without soldering it).
- Mount the bracket to the p.c.b. (with two screws and four potentiometer nuts)
- Now the potentiometer is positioned correctly, it can be soldered on to the p.c.b.

26.1.7.7 Graticule illumination lamps

- Can be reached after removal of the CRT control unit (see chapter 26.1.7.6.)
- The two lamps are fixed in plastic lamp holders. Every lampholder fits in a plastic light-conductor with two clamping springs. These clamping springs are parts of the lampholder.

26.1.7.8 Delay line cable

- Remove the front unit (see chapter 26.1.7.1.)
- Unscrew the earth and signal clamps at both ends of the cable at the signal unit and the final Y amplifier.
- Unscrew the plastic clamps that fix the cable to the instrument's chassis.
- Remove the two nuts that fix the cable holder to the power supply compartment; these nuts can be reached via the space in which the front unit fits.

26.1.7.9 Power supplies

Opening the power supply compartment

WARNING: inside the power supply compartment there are many parts that carry dangerous high voltages. Some of these voltages stay some time after disconnecting the instrument from the mains. Therefore it is recommended to wait at least five minutes after having disconnected the instrument from the mains, before opening the compartment. If working on the power supplies under working condition cannot be avoided, it must be done by a qualified technician who is aware of the dangers involved.

now proceed as follows:

- Switch the instrument off and disconnect it from the mains voltage.
- Remove the screws from the rear panel with mounting plate for the power supplies. Some of these screws have spring washers that assure a good interconnection of the safety earth to the instrument's chassis. Don't forget to remount them in their original position!
- Remove the rear panel that covers the CRT-socket.
- Remove the support for the EHT-cable. This support is located close to the final Y-amplifier.
- Unplug the multipole connector from the motherboard.
- Unplug three single wire connectors from the CRT socket p.c.b.. Remember the position of the wires for correct reinstallation.
- Now the unit can be slided out of the instrument.

NOTE: The power supplies can be measured under working condition if the mounting plate with the power supplies is positioned behind the instrument according to figure 26.2/part 2. In the positions indicated in the figure, the wiring is long enough to be reconnected to mother board and CRT-socket. The figure gives the position for access to primary converters and high voltage converter. With the instrument and the mounting plate upside down, the secondary converter is accessible.

Primary converter units (unit A2315)

- Unsolder the wires from the unit that has to be exchanged. Remember the position of these wires in order to assure correct reinstallation.
- Remove two screws per converter unit and it can be slided out of its mounting plate.

High voltage converter (unit A2350)

- Unsolder the two wires that are going to the EHT multiplier unit.
- Unplug one single-wire connector going to the CRT-socket.
- Unplug one multipin socket.
- Remove six mounting screws and the p.c.b. can be separated from its mounting plate.

Secondary converter unit (unit A2320)

- Unplug four multipole connectors.
- Unplug two single-pole connectors going to the CRT-sockets. Remember the position of these wires in order to assure correct reinstallation.
- Unsolder the two wires from the EHT-multiplier unit at the high voltage converter (unit A2350).
- Unscrew the bracket for the EHT-cable.
- Remove the two hexagonal spacers under this bracket.

WARNING: The EHT-cable is unbreakely connected to the CRT. The cable can be disconnected from the EHT multiplier unit. When the EHT-cable is disconnected from the EHT multiplier unit the end of the cable must be discharged immediately by shorting it to the instrument's earth.

- Unscrew the plastic nut from the EHT multiplier unit, pull the EHT-cable out of the EHT mutliplier unit and short-circuit its end to the instrument's earth.
- Unscrew the fixation screws of the p.c.b., after this the unit can be separated from its mounting plate.

NOTE: the EHT-multiplier unit can be separated from the secondary converter p.c.b.. The unit is fixed with a metal bracket; this bracket is fixed with one screw.

26




Fig 26.4. Exploded view of attenuator unit.

26.1.7.10 Mother Board (unit A2421)

- Remove the X/Z amplifier together with its mounting plate. See chapter 26.1.7.3.

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode. In particular be very careful with the side connections of the CRT. If these pins are bent the CRT is likely to develop a loss of vacuum.

- Remove very carefully the four side connections coming from the final Y-amplifier. These side connection wires have small connectors that fit on the side connection pins of the CRT.
- Unplug the flatcable from the final Y-amplifier.
- Remove the left side panel from the instrument: it is fixed with seven screws.
- Remove the screw in the spacer of the EHT-cable situated in the vicinity of the final Y-amplifier.
- Now the side panel can be moved so that the eight screws in the mother board (for screws at the top side and four at the bottom side) can be reached with a screwdriver with a long shaft.
- Remove the nut and spring-washer from power transistor V7311.

NOTE: for replacement of V7311 it is not necessary to remove the mother board. It is required then to remove the X/Z amplifier and its mounting plate and the nut and spring washer in V7311. Then its pins can be desoldered one by one. For mounting of the new transistor you have to work in reversed sequence: the pins of the new transistor must be cut to the required length.

- Remove the time base unit (see chapter 26.1.7.2.)
- Remove the top cover plate from the front unit and unplug the flatcables.
- Unsolder three leads coming from the CRT (trace rotation).
- Unplug the connectors coming from the power supply and the battery holder.
- Unplug the flatcable that comes from the CRT control unit.
- Unplug the flatcable from the adaptation unit.
- Unplug the coaxial cable for the calibration voltage.
- Unplug the connector for the graticule illumination lamps.
- Slide the motherboard upwards out of the connector on the signal unit.

26.1.7.11 Vertical attenuator, external MTB/DTB trigger input and adaptation unit.

Removal of mounting plate.

On this mounting plate the channel A and B attenuators, the MTB/DTB external trigger input and the adaptation unit are mounted. The plate can be separated from the instrument as follows:

- Unplug the flatcable coming from the motherboard.
- Unplug four coaxial cables.
- Unscrew six screws of which there are two present in the left and two in the right side panel of the front compartment. The remaining two screws are also used to fix the front unit to the instrument's front profile.

IMPORTANT: after the above actions, the units can be separated from their mounting plate. Every input unit is fixed to the mounting plate with a pair of small screws that are present in holes in the plate. After reinstallation of an input unit it is recommended not to tighten its two mounting screws until the BNC input socket fits again into the text plate: this assures a correct positioning of the unit.

Removal and dismantling of external trigger input (unit Al311)

- Remove two small screws that fix the unit to its mounting plate.
- Slide the unit out of its connector on the adaptation unit: this must be done very carefully in order to prevent that the contact pins of the unit are bent. Also the installation of the unit must be done very carefully.
- The shielding can be slided from the unit after removal of one screw.
- The p.c.b. is mounted in its holder with four screws:
 before removing the p.c.b., the earth tags (four per BNC) of the
 BNC's must be unsoldered from the p.c.b.. Also the wire between the
 BNC signal tag and the bracket with the input capacitors must be
 unsoldered: this must be done very quickly and close to the BNC in
 order to avoid that the input capacitors get too hot.
 The BNC-socket can be separated from the bracket with a special tool
 that fits on the slotted nut of the BNC. This tool is available
 under service code number 5322 395 54023. For those who want to
 make this tool in a local workshop, a dimensional drawing is given
 in fig.26.5.




Fig. 26.5. Dimensional drawing of tool for BNC input sockets.

Removal and dismantling of vertical attenuator

- Remove two small screws that fix the unit to its mounting plate.
- Slide the unit out of its connector on the adaptation unit: this must be done very carefully in order to prevent that the contact pins of the unit are bent. Also the installation of the unit must be done very carefully.
- Slide the shielding can from the unit. The unit can be plugged into its connector on the adaptation unit again. The LF-p.c.b. (unit All16) can be measured now under working conditions if the wiring is reconnected again.




Fig.26.6. Exploded view of CRT and belonging mechanical parts.

IMPORTANT: it is strongly recommended to take notice of this chapter and belonging figure 26.4. before starting the job.

- Put the unit on your bench with the LF-p.c.b upwards and unsolder the four screening cans (10) from the tags of the earth bracket (2A).
- Unsolder the wire of the probe indicator from the soldering tag on the LF-p.c.b. Put the unit on your bench with the HF-p.c.b. upwards and unsolder the two tags (2B) of the input earth bracket from earth bracket (17).
- Remove two screws that attach the p.c.b.'s to their mounting bracket.
- Put the unit on your bench with the HF-p.c.b. upwards and unsolder the BNC-signal tag (13) from the bracket with the input capacitors (5): this must be done very quickly and close to the BNC in order to avoid that the input capacitors get too hot.
- The subassembly consisting of the LF and HF p.c.b. can be slided out of the mounting bracket.

NOTE: after the above actions, the 50 Ohm termination resistor array on the HF-p.c.b. can be interchanged.

- The BNC-socket can be separated from the bracket with a special tool that fits on the slotted nut (4) of the BNC. This tool is available under service code number 5322 395 54023. For those who want to make this tool in a local workshop, a dimensional drawing is given in fig. 7.4. Together with the removal of the BNC all the separate parts (2), (3), (4), (13), and (14) can be taken apart.
- If you want to separate the HF (11) and LF (7) p.c.b's, it is necessary to remove the glass reed switches from their coils. For this purpose the bracket with the input capacitors (5) must be unsoldered from the reed relays.

After this the other side of the reed relay can be unsoldered from the HF-p.c.b. and it can be slided out of the coil. Also the resistor between the bracket and the LF-p.c.b. must be unsoldered at the LF-p.c.b. Now the hardware (4x) that fixes the HF and LF p.c.b. together (9,8,12) can be removed and the HF-p.c.b. (11) with its four screening cans (10) can be slided out of the reed relay coils (6) on the LF-p.c.b. (7).

Removal of adaptation unit (unit A2312).

- Remove the two vertical attenuator units.
- Remove the external trigger input unit.
- Remove the three screws that fix the adaptation unit to its mounting plate.
- The unit can now be separated from the mounting plate.

IMPORTANT: All sides of the input units can be measured under working condition. For this all four units must be removed from their mounting plate. The shield of the suspected unit must be removed. After this, the units can be plugged into the adaptation unit again and after reinstallation of the wiring (flatcable and four coaxial cables) the units function again.

26.1.7.12 Replacement of CRT (cathode ray tube).

IMPORTANT: It is strongly recommended to take notice of this chapter and belonging figure 26.6. before starting the job. Bear in mind that there are slight differences between PM328.. and PM329.. Where it happens, it is indicated.

Removing the CRT from the instrument.

- Remove the X/Z-amplifier together with its mounting plate. See chapter 26.1.7.3.

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode. In particular be very careful with the side connections of the CRT. If these pins are bent the CRT is likely to develop a loss of vacuum.

- Remove very carefully the side connections coming from the final Y-amplifier. These connection wires have small connectors that fit on the side connection pins of the CRT.
- Remove the earth connection wires from the front and rear CRT shields.
- Remove the rear plate that covers the CRT socket and take the p.c.b. at the CRT socket off.
- Open the power supply compartment. In PM329.. the EHT-cable can only be removed at the EHT multiplier. This part is present in the power supply compartment that must be opened for CRT removal. In PM328.. however the EHT-cable can also be removed at the CRT-side. Therefore it is not necessary to open the power supply compartment when exchanging a CRT. See chapter 26.1.7.9.

WARNING: When the EHT-cable is disconnected from the EHT multiplier unit or the CRT in PM328.., the end of the cable must be discharged immediately by shorting it to the instruments earth.

- Remove the EHT-cable from the bracket on the secondary converter unit, disconnect it from the EHT multiplier unit and discharge it.
- Take the bezel and contrast filter off: for this grip the left and right hand side between each thumb and fore finger and pull it gently forward (if necessary, insert the finger-nails in slots to ease it free).
- Slacken the hexagon screws (1), (2) and (4) that position the CRT-screen. Screws (1) and (2) attach the pressure bar on top of the screen.
- Remove the two screws that attach the rear support (14) of the CRT to the instrument's chassis. For this you have to use a screwdriver with a long shaft.
- Now the CRT can be lifted upwards out of the instrument.
- Remove the mounting material (13) and (15) that attaches the rear support (14) to the clamping bracelet (17).
- Remove the clamping bracelet.

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode. In particular be very careful with the side connections of the CRT. If these pins are bent the CRT is likely to develop a loss of vacuum.

- Slide the rear shield (19) backwards from the CRT and be careful not to hit the CRT side connections.
- Remove the rubber ring (20) from the CRT.
- Click the front shield (12) out of its two plastic clamping springs
- Now the CRT and its plastic positioning ring (10) are left. The position of this ring is very important since it determines the



position of front and rear shield. So before taking the ring off from the CRT you have to look very carefully how it is mounted in order to be able to remount it correctly on the new CRT. The ring can be removed with two screws (7A=PM328. and 7B=PM329. situation).

Installing the new CRT.

- Install the positioning ring (10) so that the end of the positioning tags (7B, PM329.) or the indication line on the tags (7A, PM328.) are at the same level as the side connection pins of the CRT (see fig 26.6.). The position of the clamping springs (11) must be so, that the front shield (12) fits correctly into them. When doing this, take care of the correct positioning of the EHT-cable (8) and the trace rotation wires and mount the plastic rim (6). For PM329. the earthing bracket (21) for protection tube F1 must be positioned under ring (10). This bracket also earthens the CRT.
- Put the rubber ring (20) around the CRT. The distance (9) between the ring and the end of the CRT-screen must be 31 cm for PM329. and 26 cm for PM328..

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode. In particular be very careful with the side connections of the CRT. If these pins are bent the CRT is likely to develop a loss of vacuum.

- Slide the rear shield (19) into the front shield until it touches the positioning ring. The position of the rear shield must be so that all the CRT's side connections are visible through the square holes (18) in the shield.
- Put the bracelet (17) and the CRT rear support (14) around the rear shield and mount the fixing material in hole (15) of the rear support without tightening it. The result is that the bracelet and rear support can be slided along the rear shield.
- Now the CRT can be put into the instrument. The screen must touch the front plate (5). The horizontal positioning part (4) and the top positioning parts (1) and (2) must be fixed (with their hexagon screws) so that the CRT is pressed into the fixed positioning part (3). The variable positioning parts can be pressed with a screwdriver via the belonging holes in the front plate; after that they are secured with the belonging hexagon screw.
- Now the CRT rear support can be positioned and fixed to the chassis (2 screws).
- After this the bracelet can be fixed with the mounting material (13), (15) and (16).
- Now the steps mentioned under "removing the CRT ..." must be completed in reversed sequence in order to complete the job.

Removal of carrying handle

See fig. 28.3 for location and itemnumber of parts.

- Remove both fixing rings and washers (7) and the handle can be separated from the cabinet. When installing the handle again, the fixing pin (8) can be pulled out of the handle arm with a screw with M4-thread (e.g. 4822 502 10054, M4x35mm). This screw can be fixed in fixing pin (8) because this part has M4-thread.
- Remove both handle covers (outer part, 5) by removing 4 screws (6).
- Remove both handle arms (inner part, 4) by removing 2 hexagonal screws (2).
- The text strip (3) can be slided out of the grip (1).

26

26.2. SOLDERING TECHNIQUES

Working method:

- Carefully unsolder one after the other the soldering tags of the semi-conductor.
- Remove all superfluous soldering material. Use a sucking iron or sucking litze wire.
- Check that the tags of the replacement part are clean and pre-tinned on the soldering places.
- Locate the replacement semi-conductor exactly on its place, and solder each tag to the relevant printed conductor on the circuit hoard.

NOTE: Bear in mind that the maximum permissible soldering time is 10 seconds during which the temperature of the tags must not exceed $250^{\rm o}{\rm C}$. The use of solder with a low melting point is therefore recommended.

Take care not to damage the plastic encapsulation of the semi-conductor (softening point of the plastic is 150° C).

ATTENTION: When you are soldering inside the instrument it is essential to use a low-voltage soldering iron, the tip of which must be earthed to the mass of the oscilloscope.

Suitable soldering irons are:

- ORYX micro-miniature soldering instrument, type 6A, voltage 6V, in combination with PLATO pin-point tip type 0-569.
- ERSA miniature soldering iron, type minor 040 B, voltage 6V.
- Low Voltage Mini Soldering Iron, type 800/12 W-6V, power 12W, voltage 6V, order no. 4822 395 10004, in combination with 1mm pinpoint tip, order no. 4822 395 10012.

Ordinary 60/40 solder with core and 35- to 40W pencil type soldering iron can be used to accomplish the majority of the soldering. If a higher wattage-rating soldering iron is used on the etched circuit boards, excessive heat can cause the etched circuit wiring to separate from the board base material.

26.2.1. Soldering and desoldering of surface mounted devices.

Introduction .

This description gives you a method for replacing surface mounted devices (S.M.D.'s) and incorporates subjects such as:

- required tools and materials.
- how to arrange the S.M.D.-workshop. (see fig.26.7.)
- general hints for S.M.D.-handling.
- interchanging S.M.D.'s with two or three connections.
- interchanging S.M.D.'s with four or more connectionss.




Fig. 26.7. Arrangement of working area for S.M.D. exchange.

Required tools and materials

The following tools are necessary:

- A hot-air soldering/desoldering station for components with two or three leads: Weller AG 700 pick-a-chip.
- A vacuum, temperature controlled, soldering/desoldering station for components with four or more connections: Weller DS 701 EC.
- Desoldering accessories that can be attached to the Weller DS 701 EC-equipment: for dual-in-line S.M.D..'s VSO 14 and VSO 16 (with 14 and 16 connections such as used on the HF-attenuator p.c.b.) the types with Weller ordering code 587 13 701 and 587 13 702. For dual-in-line S.M.D.'s VSO 40 (with 40 connections such as used on the LCD-unit) the type with Weller ordering code 587 13 703. For QFP 24 S.M.D.'s (such as used on the time base chip unit) the type with Weller ordering code 587 13 704.
- A working area that has been secured against electro static discharge (E.S.D.).
- A pair of tweezers.

NOTE: The Weller equipment can be ordered via your local Weller-dealer.

The following material is necessary:

- "Fluittin" solder diameter of 0,8mm, 15/35, Sn Pb 60.
- Solder paste 026.
- Components. Since not all the components are marked, they must be kept in their original packing in order to avoid interchanging them.
- Desoldering braided wire.

General hints for S.M.D.-mounting.

- Protection against E.S.D.: since the working area must be suitable for repair of MOS-devices, some precautions must be taken (see fig.26.7),
 - All repairs must be done earthened which means that the repair surface, the soldering iron and the technician must be connected to the earth potential. This is achived by using a C-MOS antistatic mat that must be connected to earth. The service-technician is connected to earth by wearing an antistatic wristband.
- Components: desoldered components cannot be used again since desoldering is done at a temperature of 350 degrees Celcius while they can only whitstand 240 degrees Celcius for max. 10 sec.

 Keep the new components as long as possible in their original packing in order to avoid damage and mixing up new and old S.M.D.'s.
- For an optimal supply of heat a working area must be used that does not lead away the heat: the antistatic mat in fig.26.7. meets this requirement.

Interchanging S.M.D.'s with two or three connections.

IMPORTANT: before removing the component, observe very carefully its position in order to avoid that the new component is installed upside-down. This is especially important for capacitors where the metalisation at both ends is longer at the p.c.b. side than at the top side.

Use the equipment Weller AG 700 pick-a-chip and proceed as follows:

- Heat the component up equably with hot air of 350 degrees Celcius.
- Remove the component with a pair of tweezers.
- Clean the p.c.b. tracks, on which the new component has to be soldered, with braided wire or with the use of the vacuum desoldering equipment DS 701 EC.
- Put solder paste on the connections of the new component and position it on the p.c.b.
- Solder the component on to the p.c.b. with the solder described in the materials list. Soldering temperature must be 240 degrees Celsius, soldering time must not exceed 3 sec. per connection. The tip of your soldering iron must not touch the component, but must touch the p.c.b. track close to the component.

Interchanging S.M.D.'s with four or more connections.

Use the equipment Weller DS 701 EC and attach a suitable desoldering piece (VSO 14, VSO 16, VSO 40 or OFP 24). Then proceed as follows:

- Adjust the desoldering temperature to 350 degrees Celcius and place the desoldering piece on the IC that has to be removed. Take care that all connections of the IC are equally heated up).
- Switch the vacuum on and lift the component from the p.c.b.
- Clean the p.c.b. tracks, on which the new component has to be soldered, with braided wire or with the use of the vacuum desoldering equipment DS 701 EC.
- Put solder paste on the connections of the new component and position it on the p.c.b.
- Position the component by soldering first the outside connections in a crosswise manner. Soldering temperature must be 240 degrees Celcius. Keep the soldering time as short as possible.
- Solder now the other connections.
- If necessary you must remove superfluons rests of solder with the use of braided wire.

26.3. SPECIAL TOOLS

Special tools are available for removal of the slotted nuts behind some potentiometer knobs (service ordering code 5322 395 54024) and the nuts that secure the input BNC-connectors (service ordering code 5322 395 540243). Information how to use these tools is given in chapter 26.1.7.1. and 26.1.7.11. For those who want to make such a tool, sketches are given with dimensions in mm in the figures 26.3. and 26.5. The material is silversteel NO94, tempered 40-45 RC.

Trimming Kit SBC 317 4822 310 50095

The SBC 317 Trimming Kit matches every current trimming requirement on all products. The set contains 27 pieces (22 different bits, plus 3 bit holders and 2 extension pieces). The insulated holders and exension pieces make it easy to reach into a chassis and make accurate adjustments, without wasting time or risking shocks.

The SBC 317 Trimming Kit is packed in a flat transparent case. Several of the most commonly required bits re duplicated. In addition, a spare set of 8 bits is separately available as replacement (4822 310 50016)

For an easy exchange of dual-in-line IC's there is a lay cutter available under service code 5322 395 71004. After having removed the IC, the pins can be soldered one by one out of the p.c.b.




Fig. 26.8 Trimming tool kit

26.4. RECALIBRATION AFTER REPAIR

After any electrical component has been renewed the calibration of that particular circuit should be checked, as well as the calibration of other closely-related circuits.

Since the power supply affects all circuits, calibration of the entire instrument should be checked if work has been done in the power supply or if the transformer has been renewed.

26.5.INSTRUMENT REPACKING

If the instrument is to be shipped to a Service Centre for service or repair, attach a tag showing the full address and the name of the individual at the users firm that can be contacted. The Service Centre needs the complete instrument, its serial number and a fault description. If the original packing is not available, repack the instrument in such a way that no damage occurs during transport.

26.6. TROUBLE SHOOTING

26.6.1. Introduction

The following information is provided to facilitate trouble shooting. Information contained in other sections of the manual should also be used to locate the defect. An understanding of the circuit is helpful in locating troubles, particularly where integrated circuits are used. Refer to the circuit description for this information.

26.6.2. Trouble shooting techniques

If a fault appears, the following test sequence can be used to find the defective part:

- Check if the settings of the controls of the oscilloscope are correct. Consult the Operating Instructions.
- Check the equipment to which the oscilloscope is connected and the interconnection cables.
- Check if the oscilloscope is well-calibrated. If not refer to section 25. "Checking and Adjusting".
- Visually check the part of the oscilloscope in which the fault is suspected. In this way, it is possible to find faults such as bad soldering connections, bad interconnection plugs and wires, damaged components or transistors and IC's that are not correctly plugged into their sockets.
- Location of the circuit part in which the fault is suspected: the symptom often indicates this part of the circuit. If the power supply is defective the symptom will appear in several circuit parts.

After having carried out the previous steps, individual components in the suspected circuit parts must be examined:

- Transistors and diodes. Check the voltage between base and emitter (0,7V approx. in conductive state) and the voltage between collector and emitter (0,2V approx. in saturation) with a voltmeter or an oscilloscope. When removed from the p.c.b. it is possible to test the transistor with an ohmmeter since the base/collector junctions can be regarded as diodes. Like a normal diode, the resistance is very high in one direction and low in the other direction. When measuring take care that the current from the ohmmeter does not damage the component under test.
 - Replace the suspected component by a new one if you are sure that the circuit is not in such condition that the new component will be damaged.
- Integrated circuits. In circuit testing can be done with an oscilloscope or voltmeter. A good knowledge of the circuit part under test is essential. Therefore first read the circuit descriptions in Section 3...22.

- Capacitors. Leakage can be traced with an ohmmeter adjusted to its highest resistance range. When testing take care of polarity and maximum allowed voltage. An open capacitor can be checked if the response for AC signals is observed. Also a capacitance meter can be used: compare the measured value with the value and tolerance indicated in the parts list.
- Resistors. Can be checked with an ohmmeter after having unsoldered one side of the resistor from the p.c.b. Compare the measured value with the value and tolerance indicated in the parts list.
- Coils and transformers. An ohmmeter can be used for tracing an open circuit. Shorted or partially shorted windings can be found by checking the wave-form respones when HF signals are passed through the circuit. Also an inductance meter can be used.
- Data latches. To measure on inputs and outputs of data latches a measuring oscilloscope can be triggered by the clock signal which is connected to the clock input of the data latch. Check the input data lines one by one during the active edge of the clock signal.

This measurement can only be done in this way when there is an acceptable repetition time of the clock signal. A too low clock pulse repetition time results in a low intensity of the trace on the measuring oscilloscope screen.

The outputs can easily be checked by a voltmeter or oscilloscope.

26.6.3. Trouble shooting the power supplies.

Information for an easy access to the power supplies and for safe working conditions can be found in chapter 26.1.7.9. This chapter also explains how to measure the power supplies in working condition.

Primary converter units.

Since these units are almost completely sealed, they must be replaced by a new unit if they are defective. Only a limited number of components in the primary and secondary circuit of a unit can be interchanged. What components are interchangeable and what not can be found in the circuit diagram. If a unit is suspected to be defective, its output voltage can be substituted by a bench-type power supply. This power supply must be capable of delivering at least 2,3 Amp. at 24 Volt DC: the Philips type PE1540 is a suitable type.

Secondary converter unit.

It must be borne in mind that this unit does not work if the input supply voltage is lower than 43 Volt DC. So if one of the primary converter units does not function, also the secondary converter unit is dead. In order to be able to determine whether a certain fault condition is initiated by the secondary power supply itself or by the connected oscilloscope circuits, a dummy load is listed in the table below. The table gives also an example of the resistor types that can be used to compose the dummy load: the resistors can be ordered at Concern Service.

Supply voltage	Output Current	Dissipated Power	Dummy resistance and their service ordering code.
+13,8 Volt	1,7 Amp.	23 Watt	8,2 Ohm: 15 Ohm (4822 112 31058) and 18 Ohm (4822 112 31061) in parallel.
-13,8 Volt	1,7 Amp.	23 Watt	8,2 Ohm: 15 Ohm (4822 112 31058) and 18 Ohm (4822 112 31061) in parallel.
+5 Volt digital	2 Amp.	10 Watt	2,5 Ohm: 4,7 Ohm (4322 112 21045) and 5,6 Ohm (4822 112 21047) in parallel.
+5 Volt analog	1,3 Amp.	6,5 Watt	3,7 Ohm: 6,8 Ohm (4822 112 21049) and 8,2 Ohm (4822 112 21052) in parallel.
+25 Volt +120 Volt -120 Volt -7 Volt	0,16 Amp. 0,03 Amp. 0,03 Amp. 0,33 Amp.	4 Watt 3,6 Watt 3,6 Watt 2,3 Watt	150 Ohm (4822 112 21085) 3,9k.Ohm (4822 112 21123) 3,9k.Ohm (4822 112 21123) 22 Ohm (4822 112 21063)

26.6.4. Description of service routines.

Introduction


If you depress the channel A and B INVERT pushbuttons simultaneously, the instrument jumps to the service routine. The service routine consists of a big number of separate routines that are logically arranged in a tree-structure. If you are at a certain level in this tree, you can select different branches: the branches that can be selected at a certain level are indicated in a menu that is visible on the CRT-screen if the text display is on.

The branches are selectable with the vertical display mode switches TRIG VIEW, A, A+B, B, ALT and CHOP.

If you want to jump back in the tree you must depress pushbutton AUTO SET. During the service routine the controls of the instrument are mostly out of order (except the vertical display mode switches). The LED'S in the pushbuttons and the LCD's represent the momentary setting of the instrument: this setting is fixed and depends on the part of the service routine you are working in. The new following scheme gives you the tree-structure with selectable programs and their names and the vertical display mode switches that select the programs. This scheme is followed by a description of every program.

Structure of service routines:

NORMAL MODE



(*) means: depress AUTO SET to move upwards in the tree-structure.

Explanation of the service routines.

IEEE SET UP.

Function of pushbuttons is arranged as follows:

depress A + B : software release in LCD-A

The device address can be selected between 00 and 30 with the Ch. A attenuator switch. The IEEE set-up data is also displayed in the Ch. A LCD.

ATTENUATOR TEST.

This routine helps to check and adjust the attenuator balances for channel A (A depressed) and channel B (B depressed). In this routine the vertical input attenuator of the selected channel is automatically switched between 5 and 500mV/div. (indicated in belonging LCD): now the balance adjustment can be checked/adjusted for minimal trace jump. Changing from channel A to B must be done via operation of the AUTO SET pushbutton.

Y-PREAMPLIFIER TEST.

This routine helps to check and adjust the normal/invert balances for channel A (A depressed) and B (B depressed). In this routine the selected channel is automatically switched between normal and inverted display (indicated by LED in belonging pushbutton): now the balance adjustment can be checked/adjusted for minimal trace jump. Changing from channel A to B must be done via operation of the AUTO SET pushbutton. In this mode, the input sensitivity of the channel can be adjusted to the desired value.

TIME BASE TEST.

This routine helps to check and adjust the delay and delta T times on the time base. The MAIN TB LCD always shows 10 microsec./div. The following modes can be selected:

depress TRIG VIEW: the DTB start (= intensified part) at the 3rd

division can be adjusted. The DELAY LCD shows

020.00 microsec.

depress A: the DTB start at the 9th division can be

adjusted. The DELAY LCD shows 080.00 microsec. the DTB start after DELAY + DELTA T at the 3rd

depress A+B: the DTB start after DELAY + DELTA T at the 3rd division can be adjusted. The DELAY + DELTA T LCD

shows 000.00 microsec.

depress B: the DTB start after DELAY + DELTA T at the 9th

division can be adjusted. The DELAY + DELTA T LCD

shows 060.00 microsec.

NOTE: Changing the modes can be done directly; operation of the

AUTO SET pushbutton is not necessary.

FINAL X/Z-AMPLIFIER TEST.

This routine helps to check and adjust the position of the cursor line. The following modes can be selected:

depress TRIG VIEW: two vertical cursor lines on the right side of the

screen must be postioned upon each other. The LED

in the "time" cursor pushbutton is on.

depress A: the reference cursor must be positioned in the mid

of the graticule. The delta cursor must be positioned upon the last right-hand graticule line. The LED in the "time" cursor pushbutton is

on.

depress A+B: check that the reference cursor is upon the first

left-hand graticule line and that the delta cursor is upon the last right-hand graticule line. The

LED in the "time" cursor pushbutton is on.

depress B: two horizontal cursor lines are visible on the

screen. The reference cursor line must be

positioned upon the graticule line in the mid of the screen. The delta cursor line must be

positioned upon the last graticule line in the bottom of the screen. The LED in the "voltage"

cursor pushbutton is on.

depress ALT: check that the reference cursor line is upon the

last graticule line in the bottom of the screen and that the delta cursor line is upon the first graticule line in the top of the screen. The LED

in the "voltage" cursor pushbutton is on.

depress CHOP: adjust the instrument so that the green area fits

inside the outside graticule lines of the screen.

TABLE WITH FRONT SETTINGS ON SCREEN (SETTING MONITOR). With this service-routine you are able to check if the signals from the pushbutton switches, rotary switches and potentiometers (CAL/UNCAL) are taken in correctly by the central processor unit. The table consists of 24 rows of 8 bits of information. The bits represent the actual position of the controls: for instance if Ch. A is switched on, the belonging bit is 1.

All the controls except AUTO SET can be activated in this routine: if a control is operated the contents of the table changes. The eight-bit binary value is also represented as a hexadecimal number under the column "hex". The 24 rows represent the following information (if a bit is not used this is indicated with N):

row 00: N/N/N/trig view/Ch. B/A+B/Ch. A.

row 01: N/N/N/BW LIMIT off/N/N/N/ALT.

row 02: N/N/N/Ch. A 50 Ohm/N/Ch. A DC/Ch. A 0/Ch. A AC.

row 03: Ch.A UNCAL/Ch.A INVERT/2 bits for Ch.A probe type: 00 = 1:1 probe. 01 = 10:1 probe, 10 = 100:1 probe/4 bits for Ch.A sensitivities: bit pattern carrying from 0000 (5V/div.) till 1011 (1mV/div.)

row 04: N/N/N/Ch.B 50 Ohm/N/Ch.B DC/CH.B O/Ch.B AC.

row 05: Ch.B UNCAL/Ch.B INVERT/2 bits for CH.B probe type: bit pattern identical to Ch.A (see row 03)/4 bits for Ch.B sensitivities: identical to Ch.A (see row 03).

row 06: row 07, row 08, row 09: all bits not used.

row OA: N/N/N/TB MAGN on/N/3 bits for horizontal display source:
000 = MAIN TB/001 = MTB intensified/010 = MTB intensified
and DTB/011 = DTB/100 = MTB intensified and delta T/101 =
MTB intensified, DTB and delta T/110 = DTB and delta T/111
= EXT X DEFL.

row OB: N/SINGLE/AUTO/TRIG/N/N/MTB NEG SLOPE.

row OC: 4 bits for MTB trigger coupling: 0000 = DC coupling/0001 = LF reject/ 0010 = AC/ 0011 = HF reject/ 0100 = HF reject and DC/4 bits for MTB trigger source: 0000 = Ch.A/ 0001 = Ch.B/ 0010 = COMP/ 0011 = EXT/ 0100 = EXT ÷10/0101 = LINE.

row OD: MTB UNCAL /N/N/5 bits for MTB sweep speeds: bit pattern varying from 00000 (1 sec/div.) till 11000 (10n.sec./div)

row OE: N/N/N/N/N/N/NDTB NEG SLOPE on.

row OF: 4 bits for DTB trigger coupling: bit pattern identical to MTB (see row OC)/4 bits for DTB trigger source: bit pattern identical to MTB (see row OC) except for O101 (STARTS).

row 10: DTB UNCAL /N/N/5 bits for DTB sweep speeds: bit pattern varying from 00000 (500 m.sec/div) till 10111 (10 n.sec/div).

row 11,12: 16 bits for the delay time; row 11 incorporates the least significant bits, row 12 the most significant bits.

row 13,14: 16 bits for the delta T time; row 13 incorporates the least significant bits, row 14 the most significant bits.

row 15: delta T hor./reference hor./delta T vert./reference vert./N/TRACK/RATIO/CURSORS.

row 16,17: 16 bits for the time reference cursor position; row 16 incorporates the least significant bits, row 17 the most significant bits.

row 18,19: 16 bits for the time delta cursor position; row 18 incorporates the least significant bits, row 19 the most significant bits.

26-33

for their position refer to the p.c.b. lay-out of the central processor unit. Normally the row and column wires are at a logic high (+5V) level. However, if a switch (e.g. CHOP) is depressed the column wire (column 1) and the row wire (row 2) of the switch are low (0 voltage of the spirit and the row wire (row 2) of the switch are low (0 voltage of the spirit and the row wire (row 2) of the switch are low (0 voltage of the spirit and the row wire (row 2) of the switch are low (0 voltage of the spirit and the row wire (row 2) of the switch are low (0 voltage o

measured with a standard 2 channel oscilloscope at the linguity of the signal value and adjust the linguity and sensitivity to a suitable value.

- Trigger the measuring oscilloscope on the negative row IE, IF: 16 bits for the reference hangistically and on the negative row IE, IF: 16 bits for the reference hangistically and the reference hangistically are the reference of the RDCOL Triggistic for the reference hangistic for the reference of the RDCOL Triggist for the reference of the re

tasoilingisColaffet Schannel Parto the databus Tine Deutsel Table). Now the signal on channel B must be low WO Volt) during the time

that RDCOL- is low if pushbutton CHOP is depressed. For a well-defined read-out the main time base TofTthe Mmeasuring new Tof Tthe Chessuring new Tof Tthe Chessuring new Tof Tthe Chessuring to the Script of the Signaf Tropowing the second larges and second to the Signaf Tropowing the Script of the Signaf Tropowing the Script of the Signaf Tropowing Time Sol (see table) get a swode Connect The Channel But the databus Time Sol (see table) get

The Division between both modes can be directly: The Division of the content of t

COLUMNS (trigger measuring oscilloscope on RDGOL289090 ton si TEE OTUA

		0	1	2	3 4 5 6 7
ROW	0	SLOPE MTB	B ON	-	TIME F TATE CURS. MTB
ROW	1	AUTO	ALT	INVERT CH.A	VOIT START - CURS. DTB
ROW	2	SINGLE	СНОР	INVERT CH.B	50 AC MTB LINE EXT OHM B CH.A /10
ROW	3	TRIG	-	TRIG V žew avi	TX3 - GT OO OITAR Fig. 26.9. LCD wit NDAM1 G!H@ents act
					SWDKAT UNIT TEST - 0 REF A.HO NGTE:-in-the-eirewit-and-p-e-byyel-yel-yel-yel-yel-yel-yel-yel-yel-y
ription	desc	eńda ni	INTENŠ	funct ή0 n	Alnamemoscome pratthem have radii Lansignal is low rought the reland
ription name.WOS sesser- For tWos	oesb - i. - a 6 s a 6 s -p• -p• y 7 I	In Abis sent; -it the swgn TIMIL -central correpgl	żnatni Patiad Patiad T I-if-the vitcata	funct ňO n- -name-is- dire d‡À y e-te-test button-sv	



CENTRAL PROCESSOR UNIT (CPU) TEST.

In this servie routine five different functions can be selected. These functions can be used either for checking and adjusting the instrument or they can be used for checking the correct functioning of the central processor unit. The following can be selected: depress TRIG VIEW: the LCD of channel A shows you the release of the software of the instrument. This is represented in a two digit number.

NOTE: In correspondence concerning this instrument it is recommended to mention the software-release number if you expect a fault in the central processor unit.

depress A: now you can check if the probe indicator IC D1628 functions correctly. This measurement must be done in the same way as the pushbutton test of the switch unit test. If the signal RDRRO is high, the databus lines D0 ... 7 represent a bit pattern that depends on the type of probe connected to the vertical inputs A and B. Only probes with an identification ring function correctly: the ring incorporates a resistor and its resistance value tells D1628 what probe is connected.

The lines RDPRO and DO ... 7 have tags to which a measuring probe can be connected: for their position refer to the p.c.b. lay out of the central processor unit. Channel A of a standard oscilloscope can be connected to the RDPRO signal. The oscilloscope must be triggered on channel A and on the positive slope of the signal. With channel B the databus line DO ... 7 can be checked: for this refer to the table below. In the table it is assumed that channel A and B have the same probe type connected to their input.

probe type connected to	indicator resistor		pat nnel		on	databu Cha	s li nnel		
Ch.A and B	in probe	D0	D1	D2	D3	D4	D5	D6	D7
no probe		1	1	1	1	1	1	1	1
1:1 probe	10 k.Ohm	1	1	1	1	1	1	1	1
10:1 probe	2,32k.Ohm	0	0	0	1	0	0	0	1
10:1 probe	4,12k.Ohm	1	0	0	1	1	0	0	1
50 Ohm									
100:1 probe	6,98k.Ohm	1	0	1	1	1	0	1	1
100:1 probe	6,34k.Ohm	0	0	1	1	0	0	1	1
50 Ohm									

Depress A+B: in this mode the DC voltage present at the tag "DAC" (for location see p.c.b. lay-out of central processor unit) must be 10 Volt. Depress B: in this mode the 8 most significant bits for the digital to analog converter (DAC) are always 0000 0000: the 8 least significant bits are stepwise increased between 0000 0000 and 1111 1111. The result is a sawtooth signal on the tag "DAC" with a value between 0 and 39 m.Volt.

If you want to leave this mode, you have to depress AUTO SET. Depress ALT: in this mode the 16 bits of the DAC are stepwise increased between 0000 0000 0000 0000 and 1111 1111 1111. The result is a sawtooth signal on the tag "DAC" with a value between 0 and 10 Volt.

If you want to leave this mode you have to depress AUTO SET.

CRT TEXT UNIT (CTU) TEST In this service routine six different patterns can be selected on the screen. These patterns can be used either for checking and adjusting or they can be used to check the correct functioning of the CRT text unit and its control signal exchange with the central processor unit. The following test patterns can be selected: depress TRIG VIEW: the whole screen is white now. depress A: a fine-grained grid is displayed. depress A+B: on the CRT screen, alternatly two points are on, two points are off, two points are on, and so on. This is done both in horizontal and vertical deflection. depress B: on the CRT screen, alternately one point is on, one point is off, one point is on, and so on. This is done both in horizontal and vertical direction. depress ALT: a grid consisting of equidistantial horizontal and vertical lines is displayed.

NOTE: Changing from one pattern to another can be done directly, so operation of the AUTO SET pushbutton is not necessary.

depress CHOP: the complete character set is displayed.

SAFETY INSPECTION AND TESTS AFTER REPAIR AND MAINTENANCE IN THE PRIMARY CIRCUIT.	27
CONTENTS	
 27.1. General directives. 27.2. Safety components. 27.3. Checking the protective earth connection. 27.4. Checking the isolation resistance. 27.5. Checking the leakage current. 	27-1 27-1 27-1 27-1 27-1 27-1 27-1 27-2

SAFETY INSPECTION AND TESTS AFTER REPAIR AND MAINTENANCE IN THE PRIMARY CIRCUIT.

27.6. VOLTAGE TEST

The instrument shall withstand, without electrical breakdown, the application of a test voltage between the supply circult and .1.72 accessible conductive parts that are likely to become energized. The test potential shall be 1500 v rms at supply circult frequency,

applied for one second.

to as The test shall be conducted when the instrument is sefully assembled,

to as The test shall be conducted when the instrument is sembled,

to unaged with the primary switch in the on position, assimption.

and with the primary switch in the on position, assimption.

and of the fest, both sides of the primary circuit of the unitation of the connected together and to one seeming the conference of the connected to the accessible conductive parts.

27.2. SAFETY COMPONENTS

27.

Components in the primary circuit may only be renewed by components selected by Philips, see also clause 26.1.2.

27.3. CHECKING THE PROTECTIVE EARTH CONNECTION

The correct connection and condition is checked by visual control and by measuring the resistance between the protective lead connection at the plug and the cabinet/frame. The resistance shall not be more than 0,1 Ohm. During measurement the mains cable should be removed from the mains. Resistance variations indicate a defect.

27.4. CHECKING THE INSULATION RESISTANCE

Measure the insulation resistance at U = 500V dc between the mains connections and the protective lead connections. For this purpose set the mains switch to ON. The insulation resistance shall not be less than 2 M.Ohm.

NOTE: 2 M.0hm is a minimum requirement at 40°C and 95% Relative Humidity. Under normal conditions the insulation resistance should be much higher (10 ... 20 megaohm).

27.5 CHECKING THE LEAKAGE CURRENT

The leakage current shall be measured between each pole of the mains supply in turn, and all accessible conductive parts connected together (including the measuring earth terminal). The leakage current is not excessive if the measured currents from the mentioned parts does not exceed 3,5 mA rms.



PARTS	LISTS	28
CONTE	NTS	
28.1. 28.2. 28.3.	PARTS LISTS Mechanical parts. Units Cables and connectors Miscellaneous	28-1 28-1 28-10 28-11 28-14
FIGUR	<u>ES</u> .	
28.2. 28.3. 28.4.	Mechanical parts FRONT SIDE Mechanical parts REAR SIDE Carrying handle and housing General FRAME parts Survey of UNITS	28-2 28-5 28-3 28-8 28-9

28. PARTS LISTS

SUBJECT TO ALTERATION WITHOUT NOTICE.

In this chapter the mechanical parts are listed, including: cables and connectors.

The electrical parts of the various units are given in the corresponding chapters, section: PARTS LIST.

The item numbers of the parts are indicated in the figures of chapter 26 or in the figures of this chapter.

28.1 MECHANICAL PARTS

FRONTSIDE (figure 28.1)

Item	Qty/instr.	Description	Orde	ing	number
1	1	Blue contrast filter	5322	480	30181
2	1	Bezel (window for contrast			
		filter)	5322	459	20305
3	1	Green pushbutton cover			
		(Auto Set)			60115
4	47	Brown pushbutton cover	5322	414	60038
5	15	Knob dia 10 mm.			30044
6	15	Brown cover with dash			70016
7	5	Knob dia 14 mm			30062
8	5	Brown cover (for 14 mm knob)	5322	414	70015
9	1 1	Power on knob	5322	414	60142
10	1	Knurled nut (earth connector)	5322	505	14178
		Thread end (earth connector)	5322	535	84446
11	4	BNC input socket	5322	267	10173
12	1	BNC output socket	5322	267	10004
13	1	Front plate and text plate	5322	447	90605
14	1	Text plate under c.r.t			
		(adhesive backside)	5322	455	81042
15a	1	Text strip above c.r.t			
	•	(adhesive backside) PM3285A	5322	455	81043
15b	1	Text strip above c.r.t.			
		(adhesive backside) PM3286A	5322	455	81045
16	1	Plastic front frame	5322	447	90608
_	1	Front cover (without			
		inner plate)	5322	447	90518
-	1	Inner plate of front cover			81585
		-			




Fig. 28.1 Mechanical parts FRONT SIDE




Fig. 28.3 CARRYING HANDLE and HOUSING

REAR SIDE (fig. 28.2)

Item	Qty/instr.	Description	Ordering	number
1	4	Rear foot	5322 462	40765
2	1	Battery cover	5322 462	40766
3	2	Battery holder	5322 256	64014
4	1	Rear plate	5322 466	81646
5	4	BNC socket (also CAL socket)	5322 267	10004
6	1	Rear plate	5322 466	81647
7	1	Fuse holder	5322 256	30242
8	1	Mains input socket and		
•		filter	5322 267	40627
9	1	Rear rim	5322 447	90517
10	1	Fan. 24V d.c.	5322 361	10326
11	1	IEEE-488 connector		
		(option) X16	5322 265	51116

CARRYING HANDLE and HOUSING (fig. 28.3)

Item	Qty/instr.	Description	Ordering number
1	1	Carrying profile	5322 498 50192
2	2	Screw	4822 502 10075
3a	1	Textstrip PM 3285A	5322 455 81044
3b	1	Textstrip PM 3286A	5322 455 81046
4	2	Handle arm (inner part)	5322 498 50189
5	2	Handle cover (outer part)	5322 498 50191
6	4	Screw	4822 502 30054
7	2	Fixing ring	4822 530 70126
8	2	Fixing pin	5322 535 91903
9	1	Housing complete	
•	_	(without carrying handle)	5322 447 90841
10	4	Foot (bottom side)	5322 462 44297




Fig. 28.2 Mechanical parts REAR SIDE

General FRAME parts (fig. 28.4)

Item	Qty/instr.	Description	${\tt Ordering}$	number
1	1	Spring for power on switch	5322 492	41354
2	1	BNC CAL output socket	5322 267	10004
	****	Adapter BNC/probe	5322 263	50022
3	1	Extension bush for CAL socket	5322 532	21075
4	2	Front cover lock	5322 526	40481
5	1	Alluminium front frame	5322 447	90609
6	1	Alluminium rear frame	5322 447	90611
7	2	Splitpen for power on shaft	5322 535	14015
8	1	Light reflector for		
		illumination	5322 380	10021
9	2	Lamp holder	5322 255	24015
10	1	Plastic front frame	5322 447	90608

FRONT UNIT (fig. 26.1, page 26-3)

Item	Qty/instr.	Description	Ordering	number
la	48 (42)	Pushbutton switch (red led) S (without cover, for cover	1S64	
		see item 4 fig 28.1)	5322 276	11459
1ъ	48 (42)	Pushbutton switch green LED		
		S1S64 (without cover, for		
		cover see item 4 fig. 28.1)	5322 276	11883
9	5	Window for LCD	5322 459	20304
10	5	LCD Display H24H28	5322 130	90374
11	5	Spacer for LCD	5322 532	51626
12	10	Interconnector for LCD-pcb	5322 267	70146
15	5	Spring clip for LCD	5322 535	91824
34	1	Fixing bracket for LCD illum	5322 401	10986
33	1	LCD illumination strip	5322 290	80687
19	4	Shaft encoder for:		
		Y AMPL A (S24) }		
		Y AMPL B (S25) }	5322 535	91822
		DEL'D TB (S26) }		
		MAIN TB (S28) }		
	•	DELAY or delta t (S27)	5322 535	91823
23	11	Potentiometer RlR11	5322 103	50018

CRT FIXING MATERIALS and SHIELDINGS (fig. 26.6, page 26-17)

Item	Qty/instr.	Description	Ordering number
3 and 4 11	2 2	Fixing piece crt bottom side Adjusting ring for crt	5322 401 10909
		shielding	5322 532 80784
12	1	Front shield crt	5322 447 90606
17	1	Clamping ring	5322 532 21074
18	1	Rear shield crt	5322 464 90277
20	1	Buffer (rear side crt)	5322 462 40.826




Fig. 28.4 General FRAME parts

28-9




Fig. 28.5 Survey of UNITS

28-10

28.2 UNITS (fig. 28.5, unless otherwise stated)

- Front unit

Item	Description	Ordering number
1	LCD unit A1011	5322 216 51138
2	Switch unit AlO31	5322 216 51098
3	Intermediate unit AlO61	5322 216 51099
4	Central processor unit A1086	5322 216 51101
5	CRT Text unit A281	5322 216 51194
6	IEEE-488 bus unit A271 (option)	5322 217 51106

28.2.1 Vertical deflection

Item	Description	Ordering number
7	Attenuator module All3	5322 216 51102
5 - Fig. 26.4	Attenuator relay unit A1121	5322 218 41015
7 - Fig. 26.4	LF attenuator unit All16	5322 218 41021
11 - Fig. 26.4	HF attenuator unit All11	5322 216 51081
8	Delay line unit A162	5322 320 40148
9	Y Signal unit Al511	5322 216 51141
10	Final Y amplifier unit A1716	5322 216 51192

28.2.2 Horizontal deflection:

Item	Description	Ordering number
11	Trigger unit A1311	5322 216 51084
12	Time base unit A2011	
	(excl. A2016)	5322 216 51137
13	Time base logic unit A2016	5322 216 51087
14	X-Z amplifier unit A2116	5322 216 51193

28.2.3 Power supply units and Z units

Item	Description	Ordering number
15	Primary converter unit A2315	5322 216 51086
16	Secondary converter unit A2320	V
	(incl. unit A15)	5322 216 51083
17	EHT unit A15	5322 216 51096
18	High voltage converter A2335	5322 216 51135

28.2.4 Additional units:

Item	Description	Ordering number
19	CRT socket unit A292	5322 216 51143
20	Adaptation unit A3211	5322 216 51094
21	Motherboard unit A2421	5322 216 51134
_	Infra-red transmitter	
	complete (PM3286A)	5322 218 41022
_	Infra-red receiver complete	
	(PM3286A)	5322 216 51139
	CRT controls unit	5322 216 51132

28

28.3 CABLES AND CONNECTORS

28.3.1 Flatcables and connectors

For the flatcables used in this oscilloscope, the required version must be made by yourself with the following parts:

- Universal flatcable, 40 wires, length 60 cm 5322 323 50112

To get the required number of wires the flat cable must be split by means of a pair of scissors or a knife.

The cable must be cut on the required length.

- Flatcable connectors

The connectors can be mounted on the flatcable by means of a pair of pliers or in a bench-vice.

Attention: check the position of the flatcable in the connector before pressing the connector together.

The following connectors are available:

x5902, x7316, x7321, x6304

10	pole	cable	connector	X8202-X4001	5322	265	51117
20	pole	cable	connector	X1102-X5901-X8001-X8002	5322	265	54059
24	pole	cable	connector	X8003	5322	265	51114
26	pole	cable	connector	X7006	5322	267	60164
34	pole	cable	connector	X6302, X7301	5322	267	70163
40	pole	cable	connector	X1602	5322	267	70162

28.3.2 AMP cable connectors

- Single row cable connectors (without bus-contact)

	3 pole female type	5322	268	40222	
	X6301, X6601, X6603, X6303 5 pole female type	5322	267	40626	
	Double row cable connectors (without bus-contact) X5602, X8401				
	6 pole female type	5322	268	40223	
•	Bus contact for female type	5322	268	20145	
	Lock for AMP connectors	5322	268	90091	

28.3.3 50 ohm Cables

The $50\ \text{Ohm}$ coax-cables are standardized, so some cables are a little bit too long.

The tules around the cable ends might have the wrong colour, but if necessary it can be replaced by the original one.

Connectors	Ordering number	Remarks
X5613-X9502 X5617-X9503 X5622-X4011	5322 321 21291	Cable length: 20 cm
X5614-X9401 X5616-X5326	5322 321 21292	Cable length: 31 cm
X5623-X9506 X5624-X9504	5322 321 21293	Cable length: 26 cm
X5327-X9009 X5127-X9501 X5128-X9102	5322 321 21294	Cable length: 51 cm
X5228 X9011 X9201 X7317 X5609	5322 321 21294	The cable must be cut on the required length with a connector at one side. Cable length: 51 cm
X5227-X9202 X5611-X8202	5322 321 21297	Cable length: 40 cm
X5126-X4701 X5226-X4801 }	5322 321 21295	Cable length: 31 cm Cable with ferrite bead (from Trigger outputs to Y-signal unit)
X6801-X4966 X6801-X4901	5322 321 21296	Cable length: 20 cm Cable with ferrite bead (att. outputs A and B to Y-signal unit)
Holder for the be	ad around the cables	X5126-X4701 X5226-X4801 X6801-X4966 X6801-X4901

28.3.4 P.c.b. conntectors

	Male	headers:
--	------	----------

Item	Description	Remarks	0rde:	ring	number
x1101,x8000,x1603	25 pole-dbl	long contact pins	5322	265	51115
X1103	22 pole-db1	long contact pins, must be sawn on the			
		required width	5322	265	51115
X1602	20 pole-db1	short contact pins	5322	265	61061
X502 X1102,X5901,X7303	6 pole-dbl	pins	JJ22	203	01001
X7306, X8001, X8002 X4001, X8202 X5601, X8003 X6302, X7301 X8401	10 pole-db1 5 pole-db1 12 pole-db1 17 pole-db1 6 pole-db1	Must be sawn on the required width	5322	265	61061
x9003,x9004					
x9006,x9007 S8001,S8201	8 pole-single	Must be sawn	5322	265	40483
X6304 X6301,X6303	<pre>3 pole-single } 5 pole-single }</pre>	on the required width	5322	265	40483
X6601	5 pole-single		5322	265	30405
X7319	15 pole-dbl	90° type	5322	265	40484
X4703,X6903 X6802	9 pole-db1	90° type			
x7006	7 pole-db1 (13 pole-db1)	Must be sawn on the required width	5322	265	40484
X5902,X7316 X7321	3 pole-single		5322	265	30404
P.C.B. connectors					
Item	Description	Remarks	0rder	ing	number
X1601,X8201,X8203 X501 X1101	25 pole-db1 22 pole-db1 6 pole-db1		5322	267	60165
x5325 x7001,x7003	15 pole-dbl 7 pole-dbl	Must be sawn on the required			
x7002,x7004,x7007 x7302	9 pole-db1 12 pole-db1	width	5322	267	60165
x7343	5 pole				30448
X7344	2 pole	II and a contract	3322	203	20281
x9001, x9002	10 pole-db1	Horizontal input type	5322	265	40482

X9003,X9004,X9006 X9007	8	pole-single		5322	267	50589
X5602	6	pole-dbl	Horizontal input type	5322	265	30403
x7308, x7318	10	pole-4 row	Flat cable connector	5322	265	40458
x7307	40	pole-4 row	Flat cable connector	5322	265	61057
x7309	26	pole-4 row	Flat cable connector	5322	265	51031
x7311,x7314	20	pole-4 row	Flat cable connector	5322	265	54058

50 Ohm Coax-connector socket (36 connectors per instrument)

Outer part (bush) 5322 268 24116 Inner part (pin) 5322 268 14141

28.4 MISCELLANEOUS

Fuse F6101 and F6301 2,5A TZ	4822	253	30026
Power on switch S65	5322	276	11574
Power on led CQW54 H65	5322	130	32704
NOT TRIG'D LED CQW54 H14	5322	130	32704
REMOTE LED CQW54 H54	5322	130	32704
C.R.T. D14-382/123	5322	131	20181
Illumination lamp E1 and E2 28V 80mA	5322	134	40534
EHT-cable	5322	321	21982
Cable X5325 (signal unit)/X7319 (motherboard)	5322	321	21983
Delay line connector X5032/signal unit	5322	29 0	60475
PROM set D1633, D8204, D8241, D8004 (latest version)	5322	310	40115

MAINS CORDS:

Last digit 12nc of oscilloscope (on packing)

European	version	1	5322	321	21616
U.S.A.	version	3	5322	321	10446
U.K.	version	4	5322	321	21617
Swiss	version	5	5322	321	21618
Australian	version	8	5322	321	21781

CONTENTS		
29.1.1. 29.1.1. 29.1.1. 29.1.1. 29.1.1. 29.1.1.	Accessoires supplied with the instrument Passive probe PM8929/09 with automatic range indication 1. Introduction 2. Characteristics 3. Adjustments 4. Dismantling 5. Parts list Optional accessories IEEE 488/IEC 625 bus interface PM8950	29-1 29-1 29-1 29-5 29-6 29-7 29-7
FIGURES		
29.2. 29.3.	Input impedance-reactance and voltage versus frequency. Probe LF compensation. Probe HF compensation. Adjusting elements versus HF step response Probe with accessories	29-4 29-5 29-6 29-6 29-7

29.1 ACCESSORIES SUPPLIED WITH THE INSTRUMENT

29.1.1 Passive probe PM 8929/09 with automatic range indication

29.1.1.1 Introduction

This 10x attenuator modular is provided with a special BNC plug for automatic range indication, designed for HF oscilloscopes.

The probe consists of 3 separate units:

- the compensation box having a BNC male connector output, with automatic range indication possibility.
- the cable assembly (cable length of PM8929/09 is 1,5 m).
- the probe body including probe tip and RC assy.

At delivery, the probe is adjusted to an oscilloscope with an input capacitance of $9\,\mathrm{pF}$.

The attenuator range is selected by a resistor, mounted in the holder of the BNC-connector.

29.1.1.2 Characteristics

- Properties expressed in numerical values with tolerances stated, are guaranteed by the manufacturer.
- Numerical values without tolerances are typical and represent the characteristics of an average probe.
- These characteristics are valid with a termination of 1 M.Ohm oscilloscope input, unless otherwise stated.

CHARACTERISTICS

SPECIFICATION

ADDITIONAL INFORMATION

ATTENUATION:

Attenuation at d.c.

10x + or -2%

INPUT IMPEDANCE:

Parallel resistance

at d.c.

10M.0hm + or - 1.5%

at a.c.

See fig. 29.1.

Parallel capacitance

up to 100kHz

13,5pF

Termination: 1M.0hm Oscilloscope input. For parallel cap. as function of freq. see fig. 29.1

COMPENSATION RANGE:

Input Capacitance of Oscilloscope

5pF...20pF

29

BANDWIDTH:

Probe only Bandwidth At Osc. Input Cap:

-10pF or less $d \cdot c \cdot \cdot \cdot 450 MHz(-3 dB)$ ->10pF $d \cdot c \cdot \cdot \cdot 300 MHz(-3dB)$

-Max. useful system bandwidth at osc,

 $d \cdot c \cdot \cdot \cdot 300 MHz(-3dB)$

input cap. of 10pF

Note: up to these freq. the system (probe + scope) bandwidth is >95% of the "scope only" bandwidth.

PULSE RESPONSE

Aberations in addition to Oscillscope aberrations. Oscilloscope Bandwidth equal to or less then Usefull Bandwidth.

-Overshoot

<6%

-Ringing during first

30ns after leading edge +or- (5% or less)

7% or less (pk to pk)

thereafter

+or- (2% or less)

-Tilt

2% or less

SIGNAL DELAY

7,6ns +or- 200ps Measured between tip to BNC-

output connector.

MAXIMUM VOLTAGE

-max.non destructive input voltage (d.c.

0...2MHz approx; for derating see fig. 29.1

+ a.c. peak)

500V

-test voltage (d.c):

type test

2,42kV

During 1min (resistance value adapted to test)

performance check

2,42kV

During lsec

Mechanincal

-Dimensions length width height 57mm 14mm(max) probe body 1500mm cable assy

compensation box 38mm 16mm 15mm BNC excluded

pouch

275mm 195mm

9mm(max)

-Mass

151g

for PM8929/09 Standard probe with accesories in

pouch

Environmental

The characteristics are valid only if the instrument is checked in accordance with the official checking procedure. Details on these procedures and failure criteria are supplied on request by the PHILIPS-organisation in your country, or by PHILIPS INDUSTRIAL AND ELECTRO-ACOUSTIC SYSTEM DIVISION, EINDHOVEN, THE NETHERLANDS.

- Operating temperature
 Storage temperature
 Maximum humidity
 Altitude *operating *non-operating
- Vibration (operating)
 * freq. 5 ... 15Hz
 - * freq. 15 ... 25Hz
 - * freq. 25 ... 55Hz
- Resonance dwellShock (operating)

-10°C...+55°C -62°C...+85°C 95% relative humidity To 4500m To 12000m

7 min each axis, excursion
1,5mm (p-p) and 7m/s² (0,7g)
acceleration at 15Hz.
3 min each axis, excursion 1mm
(p-p) and 13m/s² (1,3g)
acceleration at 25Hz.
5 min each axis, excursion
0,5mm (p-p) and 30m/s² (3g)
acceleration at 55 Hz.
10min at each resonance freq.
300m/s² (30g) half sine-wave
shock, duration is 11ms.
(3 shocks per direction for a
total of 18 shocks)

Accessories

-Accessory kit, contents: - Earth cable

- Spring-loaded test clip

- Set marking rings
- Probe tip (2x)
- Insulating cap
- DIL cap
- Wrap pin adapter
- Earth bus




Fig. 29.1.a Input impedance versus frequency




Fig. 29.1.b AC-component (pk) of max. input voltage versus frequency

DESCRIPTION OF ACCESSORIES

Earth cable: To minimize ringing on a signal, an earth cable is provided. This cable must <u>first</u> be plugged into the probe body and then be connected to the nearest earth point of the circuit to be measured.

Spring-loaded test clip: This is a provision for hands-free connection to a test point or component lead.

Marking rings: At delivery a set of 3 different coloured marking rings (red, white and blue) are provided. This can be used to help identify the specific probes when using more than one probe.

<u>Probe tip:</u> A spare set of 2 probe tips are standard supplied with the probe. When a probe tip is damaged it can be pulled out by means of a pair of pliers. Then a new tip must be firmly pushed in.

Insulating cap: An insulating cap is provided to cover the metal part of the probe during measurements in densely wired circuits.

<u>D.I.L.cap:</u> This is a cap facilitating measurements on dual-in-line integrated circuits.

Wrap pin adapter: the wrap pin adapter is a provision to make handsfree connection to a wired wrap pin circuit.

Earth bus: This is a provision to minimize ringing in VHF signals, when earthing must be as short as possible.

29.1.1.3 Adjustments

Checking the range indicator.

Check when the BNC plug of the probe with range indication is connected on the oscilloscope input (PM3295), that the LCD indication (AMPL/DIV) is increased by a factor of 10.

Matching the probe to your oscilloscope

The measuring probe has been adjusted and checked by the manufacturer. However, to the match the probe to your oscilloscope, the following further adjustment is necessary.

- Connect the measuring pin to the CAL socket of the oscilloscope.
- A trimmer C2, can be adjusted through a hole in the compensation box to obtain optimum square-wave response (see Fig. 29.2).




Fig.29.2a Overcompensation

Fig.29.2.b Correct compensation

Fig.29.2.c Under compensation

Adjusting the h.f. step response

WARNING: If adjustments of the h.f controls is inevitable, it must be carried out only by a qualified person who is aware of the hazards involved.

The h.f. step response correction network has been adjusted by the manufacturer to match the oscilloscope input. For optimum pulse response, for separate delivered probes, the probe can be adjusted to match your particular oscilloscope.

Later readjustment is only necessary:

- if the probe is to be used with a different type of oscilloscope
- after replacement of a separate unit or an electrical component.

For adjustment, proceed as follows:

- Dismantle the compensation box, see Section 29.1.1.4.
- Connect the probe to a fast pulse generator (rise-time out exceeding lns) which is terminated by its characteristic impedance.
- Adjust the generator for a 6 div/100 kHz pulse.
- Set all potentiometers fully clockwise and both trimmers C2 and C4 for minimum capacity.
- Adjust the adjusting elements according to fig. 29.4.




Fig. 29.3 Adjusting elements

Fig. 29.4 Adjusting elements v.s. h.f step response

29.1.1.4 Dismantling (see fig. 29.4)

WARNING: The probe shall be disconnected from all voltage sources before any unit separation, replacement or maintenance will be carried out.

Dismantling the probe body

The probe body can be removed by sliding the probe body from the cable assembly.

Dismantling the compensation box

- Unscrew the knurled nut in a counter-clockwise direction.
- Remove the compensation box by sliding it from the cable assy.
- Slid the cap sideways off the compensation box.
- The h.f adjustment controls are then accessible.

Replacing the probe tip

The damaged tip can be pulled out by means of a pair of pliers. A new tip must be firmly pushed in.

29.1.1.5 Parts list

For ease of handling some spare parts are delivered in larger quantities as a set.

(see fig. 29.6) Item Q.ty Ordering number Description 5322 264 20056 1 Probe body 5322 321 21113 2 1 Cable assy-1,5m 5322 219 80646 3 1 Compensation box 4 1 5322 321 20223 Earth cable 5 1 5322 264 24019 Spring-loaded test clip 5322 310 30624 6 6 Set of probe tips 5322 310 30623 7 6 Set of insulating caps 8 6 5322 310 30626 Set of DIL caps 9 5322 310 30627 Set of WRAP-pin adapters 10 5322 267 10043 Set of earth busses




Fig. 29.5 Probe with accessories

29.2. OPTIONAL ACCESSORIES

29.2.1. IEEE 488/IEC 625 bus interface PM8950

The IEEE 488/IEC 625 is a general-purpose bus interface designed according to the IEEE 488/IEC 625 standard. This option can be either retrofitted or factory installed. It enables the oscilloscope to be used in a measuring system together with other IEEE 488/IEC 625 bus compatible instruments.

For more detailed operating information concerning this facility, refer to the separate booklet:

IEEE 488/IEC 625 BUS INTERFACE PM8950

For installation instructions, see information delivered with the option.